2021-12-08 05:43:39 +01:00
|
|
|
#![no_std]
|
|
|
|
#![no_main]
|
|
|
|
#![feature(type_alias_impl_trait)]
|
|
|
|
|
|
|
|
#[path = "../example_common.rs"]
|
|
|
|
mod example_common;
|
|
|
|
use defmt::assert_eq;
|
2022-08-17 23:40:16 +02:00
|
|
|
use embassy_executor::Spawner;
|
2023-05-01 18:17:29 +02:00
|
|
|
use embassy_futures::join::join;
|
2022-10-26 18:58:22 +02:00
|
|
|
use embassy_stm32::interrupt;
|
2021-12-08 05:43:39 +01:00
|
|
|
use embassy_stm32::usart::{Config, Uart};
|
|
|
|
use example_common::*;
|
|
|
|
|
2022-08-17 18:49:55 +02:00
|
|
|
#[embassy_executor::main]
|
|
|
|
async fn main(_spawner: Spawner) {
|
|
|
|
let p = embassy_stm32::init(config());
|
2021-12-08 05:43:39 +01:00
|
|
|
info!("Hello World!");
|
|
|
|
|
|
|
|
// Arduino pins D0 and D1
|
|
|
|
// They're connected together with a 1K resistor.
|
2022-02-24 00:19:26 +01:00
|
|
|
#[cfg(feature = "stm32f103c8")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) = (
|
|
|
|
p.PA9,
|
|
|
|
p.PA10,
|
|
|
|
p.USART1,
|
|
|
|
interrupt::take!(USART1),
|
|
|
|
p.DMA1_CH4,
|
|
|
|
p.DMA1_CH5,
|
|
|
|
);
|
2021-12-08 05:43:39 +01:00
|
|
|
#[cfg(feature = "stm32g491re")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) =
|
|
|
|
(p.PC4, p.PC5, p.USART1, interrupt::take!(USART1), p.DMA1_CH1, p.DMA1_CH2);
|
2021-12-08 05:43:39 +01:00
|
|
|
#[cfg(feature = "stm32g071rb")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) =
|
|
|
|
(p.PC4, p.PC5, p.USART1, interrupt::take!(USART1), p.DMA1_CH1, p.DMA1_CH2);
|
2021-12-08 05:43:39 +01:00
|
|
|
#[cfg(feature = "stm32f429zi")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) = (
|
|
|
|
p.PG14,
|
|
|
|
p.PG9,
|
|
|
|
p.USART6,
|
|
|
|
interrupt::take!(USART6),
|
|
|
|
p.DMA2_CH6,
|
|
|
|
p.DMA2_CH1,
|
|
|
|
);
|
2021-12-08 05:43:39 +01:00
|
|
|
#[cfg(feature = "stm32wb55rg")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) = (
|
|
|
|
p.PA2,
|
|
|
|
p.PA3,
|
|
|
|
p.LPUART1,
|
|
|
|
interrupt::take!(LPUART1),
|
|
|
|
p.DMA1_CH1,
|
|
|
|
p.DMA1_CH2,
|
|
|
|
);
|
2021-12-08 05:43:39 +01:00
|
|
|
#[cfg(feature = "stm32h755zi")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) =
|
|
|
|
(p.PB6, p.PB7, p.USART1, interrupt::take!(USART1), p.DMA1_CH0, p.DMA1_CH1);
|
2022-04-26 23:57:26 +02:00
|
|
|
#[cfg(feature = "stm32u585ai")]
|
2022-10-26 18:58:22 +02:00
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) = (
|
|
|
|
p.PD8,
|
|
|
|
p.PD9,
|
|
|
|
p.USART3,
|
|
|
|
interrupt::take!(USART3),
|
|
|
|
p.GPDMA1_CH0,
|
|
|
|
p.GPDMA1_CH1,
|
|
|
|
);
|
2023-04-10 15:12:47 +02:00
|
|
|
#[cfg(feature = "stm32h563zi")]
|
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) = (
|
|
|
|
p.PB6,
|
|
|
|
p.PB7,
|
|
|
|
p.LPUART1,
|
|
|
|
interrupt::take!(LPUART1),
|
|
|
|
p.GPDMA1_CH0,
|
|
|
|
p.GPDMA1_CH1,
|
|
|
|
);
|
2023-04-11 13:37:10 +02:00
|
|
|
#[cfg(feature = "stm32c031c6")]
|
|
|
|
let (tx, rx, usart, irq, tx_dma, rx_dma) =
|
|
|
|
(p.PB6, p.PB7, p.USART1, interrupt::take!(USART1), p.DMA1_CH1, p.DMA1_CH2);
|
2021-12-08 05:43:39 +01:00
|
|
|
|
|
|
|
let config = Config::default();
|
2023-05-01 18:17:29 +02:00
|
|
|
let usart = Uart::new(usart, rx, tx, irq, tx_dma, rx_dma, config);
|
2021-12-08 05:43:39 +01:00
|
|
|
|
2023-05-01 18:17:29 +02:00
|
|
|
const LEN: usize = 128;
|
|
|
|
let mut tx_buf = [0; LEN];
|
|
|
|
let mut rx_buf = [0; LEN];
|
|
|
|
for i in 0..LEN {
|
|
|
|
tx_buf[i] = i as u8;
|
|
|
|
}
|
2021-12-08 05:43:39 +01:00
|
|
|
|
2023-05-01 18:17:29 +02:00
|
|
|
let (mut tx, mut rx) = usart.split();
|
2021-12-08 05:43:39 +01:00
|
|
|
|
2023-05-01 18:17:29 +02:00
|
|
|
let tx_fut = async {
|
|
|
|
tx.write(&tx_buf).await.unwrap();
|
|
|
|
};
|
|
|
|
let rx_fut = async {
|
|
|
|
rx.read(&mut rx_buf).await.unwrap();
|
|
|
|
};
|
|
|
|
join(rx_fut, tx_fut).await;
|
|
|
|
|
|
|
|
assert_eq!(tx_buf, rx_buf);
|
2021-12-08 05:43:39 +01:00
|
|
|
|
|
|
|
info!("Test OK");
|
|
|
|
cortex_m::asm::bkpt();
|
|
|
|
}
|