embassy/examples/stm32h7/src/bin/sdmmc.rs

65 lines
1.8 KiB
Rust
Raw Normal View History

2022-03-16 19:20:39 +01:00
#![no_std]
#![no_main]
#![feature(type_alias_impl_trait)]
use defmt::*;
use embassy_executor::Spawner;
2022-03-16 19:20:39 +01:00
use embassy_stm32::sdmmc::Sdmmc;
use embassy_stm32::time::mhz;
use embassy_stm32::{bind_interrupts, peripherals, sdmmc, Config};
2022-06-12 22:15:44 +02:00
use {defmt_rtt as _, panic_probe as _};
2022-03-16 19:20:39 +01:00
bind_interrupts!(struct Irqs {
SDMMC1 => sdmmc::InterruptHandler<peripherals::SDMMC1>;
});
#[embassy_executor::main]
async fn main(_spawner: Spawner) -> ! {
let mut config = Config::default();
2023-09-19 04:22:57 +02:00
{
use embassy_stm32::rcc::*;
config.rcc.hsi = Some(Hsi::Mhz64);
config.rcc.csi = true;
config.rcc.pll_src = PllSource::Hsi;
config.rcc.pll1 = Some(Pll {
2023-10-09 02:48:22 +02:00
prediv: PllPreDiv::DIV4,
mul: PllMul::MUL50,
divp: Some(PllDiv::DIV2),
divq: Some(PllDiv::DIV4), // default clock chosen by SDMMCSEL. 200 Mhz
2023-09-19 04:22:57 +02:00
divr: None,
});
config.rcc.sys = Sysclk::Pll1P; // 400 Mhz
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 200 Mhz
config.rcc.apb1_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb2_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb3_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb4_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.voltage_scale = VoltageScale::Scale1;
}
let p = embassy_stm32::init(config);
2022-03-16 19:20:39 +01:00
info!("Hello World!");
2022-07-23 01:29:35 +02:00
let mut sdmmc = Sdmmc::new_4bit(
2022-03-16 19:20:39 +01:00
p.SDMMC1,
Irqs,
2022-07-23 01:29:35 +02:00
p.PC12,
p.PD2,
p.PC8,
p.PC9,
p.PC10,
p.PC11,
2022-03-16 19:20:39 +01:00
Default::default(),
);
2022-03-16 22:55:07 +01:00
// Should print 400kHz for initialization
info!("Configured clock: {}", sdmmc.clock().0);
2022-03-16 19:20:39 +01:00
unwrap!(sdmmc.init_card(mhz(25)).await);
2022-03-16 19:20:39 +01:00
let card = unwrap!(sdmmc.card());
info!("Card: {:#?}", Debug2Format(card));
loop {}
}