2021-10-26 13:45:53 +02:00
|
|
|
#![no_std]
|
|
|
|
#![no_main]
|
|
|
|
#![feature(type_alias_impl_trait)]
|
|
|
|
|
2022-04-02 04:35:06 +02:00
|
|
|
use defmt::*;
|
2022-08-17 23:40:16 +02:00
|
|
|
use embassy_executor::Spawner;
|
2023-11-13 00:52:01 +01:00
|
|
|
use embassy_stm32::rcc::{ClockSrc, Pll, PllMul, PllPreDiv, PllQDiv, PllRDiv, PllSource};
|
2021-10-26 13:45:53 +02:00
|
|
|
use embassy_stm32::rng::Rng;
|
2023-07-31 01:41:12 +02:00
|
|
|
use embassy_stm32::{bind_interrupts, peripherals, rng, Config};
|
2022-06-12 22:15:44 +02:00
|
|
|
use {defmt_rtt as _, panic_probe as _};
|
2021-10-26 13:45:53 +02:00
|
|
|
|
2023-07-31 01:41:12 +02:00
|
|
|
bind_interrupts!(struct Irqs {
|
|
|
|
RNG => rng::InterruptHandler<peripherals::RNG>;
|
|
|
|
});
|
|
|
|
|
2022-08-17 22:25:58 +02:00
|
|
|
#[embassy_executor::main]
|
|
|
|
async fn main(_spawner: Spawner) {
|
2021-10-26 13:45:53 +02:00
|
|
|
let mut config = Config::default();
|
2023-10-18 03:31:44 +02:00
|
|
|
config.rcc.mux = ClockSrc::PLL1_R;
|
2023-10-22 22:39:55 +02:00
|
|
|
config.rcc.hsi = true;
|
2023-10-15 03:08:14 +02:00
|
|
|
config.rcc.pll = Some(Pll {
|
2023-11-13 00:52:01 +01:00
|
|
|
source: PllSource::HSI,
|
2023-10-15 03:08:14 +02:00
|
|
|
prediv: PllPreDiv::DIV1,
|
|
|
|
mul: PllMul::MUL18,
|
|
|
|
divp: None,
|
|
|
|
divq: Some(PllQDiv::DIV6), // 48Mhz (16 / 1 * 18 / 6)
|
|
|
|
divr: Some(PllRDiv::DIV4), // sysclk 72Mhz clock (16 / 1 * 18 / 4)
|
|
|
|
});
|
2022-08-17 22:25:58 +02:00
|
|
|
let p = embassy_stm32::init(config);
|
2021-10-26 13:45:53 +02:00
|
|
|
|
|
|
|
info!("Hello World!");
|
|
|
|
|
2023-07-31 01:41:12 +02:00
|
|
|
let mut rng = Rng::new(p.RNG, Irqs);
|
2021-10-26 13:45:53 +02:00
|
|
|
|
2022-01-27 00:08:02 +01:00
|
|
|
let mut buf = [0u8; 16];
|
|
|
|
unwrap!(rng.async_fill_bytes(&mut buf).await);
|
|
|
|
info!("random bytes: {:02x}", buf);
|
2021-10-26 13:45:53 +02:00
|
|
|
}
|