2022-08-20 22:37:51 +02:00
#![ macro_use ]
use core ::sync ::atomic ::{ compiler_fence , Ordering } ;
use core ::task ::Poll ;
use embassy_hal_common ::{ into_ref , PeripheralRef } ;
use embassy_util ::waitqueue ::AtomicWaker ;
use futures ::future ::poll_fn ;
use pac ::{ pdm , PDM } ;
use pdm ::mode ::{ EDGE_A , OPERATION_A } ;
use fixed ::types ::I7F1 ;
use crate ::interrupt ::InterruptExt ;
use crate ::gpio ::Pin as GpioPin ;
use crate ::{ interrupt , pac , peripherals , Peripheral } ;
#[ derive(Debug, Clone, Copy, PartialEq, Eq) ]
#[ cfg_attr(feature = " defmt " , derive(defmt::Format)) ]
#[ non_exhaustive ]
pub enum Error { }
/// One-shot and continuous PDM.
pub struct Pdm < ' d > {
_p : PeripheralRef < ' d , peripherals ::PDM > ,
}
static WAKER : AtomicWaker = AtomicWaker ::new ( ) ;
/// Used to configure the PDM peripheral.
///
/// See the `Default` impl for suitable default values.
#[ non_exhaustive ]
pub struct Config {
/// Clock
/// Clock ratio
/// Channels
pub channels : Channels ,
/// Edge to sample on
pub left_edge : Edge ,
/// Gain left in dB
pub gain_left : I7F1 ,
/// Gain right in dB
pub gain_right : I7F1 ,
}
impl Default for Config {
/// Default configuration for single channel sampling.
fn default ( ) -> Self {
Self {
channels : Channels ::Stereo ,
left_edge : Edge ::FallingEdge ,
gain_left : I7F1 ::ZERO ,
gain_right : I7F1 ::ZERO ,
}
}
}
/// The state of a continuously running sampler. While it reflects
/// the progress of a sampler, it also signals what should be done
/// next. For example, if the sampler has stopped then the Pdm implementation
/// can then tear down its infrastructure.
#[ derive(PartialEq) ]
pub enum SamplerState {
Sampled ,
Stopped ,
}
impl < ' d > Pdm < ' d > {
pub fn new (
pdm : impl Peripheral < P = peripherals ::PDM > + ' d ,
irq : impl Peripheral < P = interrupt ::PDM > + ' d ,
data : impl Peripheral < P = impl GpioPin > + ' d ,
clock : impl Peripheral < P = impl GpioPin > + ' d ,
config : Config ,
) -> Self {
into_ref! ( pdm , irq , data , clock ) ;
let r = unsafe { & * PDM ::ptr ( ) } ;
let Config { channels , left_edge , gain_left , gain_right } = config ;
// Configure channels
r . enable . write ( | w | w . enable ( ) . enabled ( ) ) ;
// TODO: Clock control
r . mode . write ( | w | {
w . operation ( ) . variant ( channels . into ( ) ) ;
w . edge ( ) . variant ( left_edge . into ( ) ) ;
w
} ) ;
2022-08-20 23:08:29 +02:00
Self ::_set_gain ( r , gain_left , gain_right ) ;
2022-08-20 22:37:51 +02:00
r . psel . din . write ( | w | unsafe { w . bits ( data . psel_bits ( ) ) } ) ;
r . psel . clk . write ( | w | unsafe { w . bits ( clock . psel_bits ( ) ) } ) ;
// Disable all events interrupts
r . intenclr . write ( | w | unsafe { w . bits ( 0x003F_FFFF ) } ) ;
irq . set_handler ( Self ::on_interrupt ) ;
irq . unpend ( ) ;
irq . enable ( ) ;
Self { _p : pdm }
}
fn on_interrupt ( _ctx : * mut ( ) ) {
let r = Self ::regs ( ) ;
if r . events_end . read ( ) . bits ( ) ! = 0 {
r . intenclr . write ( | w | w . end ( ) . clear ( ) ) ;
WAKER . wake ( ) ;
}
if r . events_started . read ( ) . bits ( ) ! = 0 {
r . intenclr . write ( | w | w . started ( ) . clear ( ) ) ;
WAKER . wake ( ) ;
}
2022-08-20 23:58:54 +02:00
if r . events_stopped . read ( ) . bits ( ) ! = 0 {
r . intenclr . write ( | w | w . stopped ( ) . clear ( ) ) ;
WAKER . wake ( ) ;
}
2022-08-20 22:37:51 +02:00
}
2022-08-20 23:08:29 +02:00
fn _set_gain ( r : & pdm ::RegisterBlock , gain_left : I7F1 , gain_right : I7F1 ) {
let gain_left = gain_left . saturating_add ( I7F1 ::from_bits ( 40 ) ) . saturating_to_num ::< u8 > ( ) . clamp ( 0 , 0x50 ) ;
let gain_right = gain_right . saturating_add ( I7F1 ::from_bits ( 40 ) ) . saturating_to_num ::< u8 > ( ) . clamp ( 0 , 0x50 ) ;
r . gainl . write ( | w | unsafe { w . gainl ( ) . bits ( gain_left ) } ) ;
r . gainr . write ( | w | unsafe { w . gainr ( ) . bits ( gain_right ) } ) ;
}
pub fn set_gain ( & mut self , gain_left : I7F1 , gain_right : I7F1 ) {
Self ::_set_gain ( Self ::regs ( ) , gain_left , gain_right )
}
2022-08-20 22:37:51 +02:00
fn regs ( ) -> & 'static pdm ::RegisterBlock {
unsafe { & * PDM ::ptr ( ) }
}
/// One shot sampling. If the PDM is configured for multiple channels, the samples will be interleaved.
2022-08-21 07:44:04 +02:00
/// The first samples from the PDM peripheral and microphone usually contain garbage data, so the discard parameter sets the number of complete buffers to discard before returning.
pub async fn sample < const N : usize > ( & mut self , mut discard : usize , buf : & mut [ i16 ; N ] ) {
2022-08-20 22:37:51 +02:00
let r = Self ::regs ( ) ;
// Set up the DMA
r . sample . ptr . write ( | w | unsafe { w . sampleptr ( ) . bits ( buf . as_mut_ptr ( ) as u32 ) } ) ;
r . sample . maxcnt . write ( | w | unsafe { w . buffsize ( ) . bits ( N as _ ) } ) ;
2022-08-20 23:58:54 +02:00
// Reset and enable the events
2022-08-20 22:37:51 +02:00
r . events_end . reset ( ) ;
2022-08-21 07:44:04 +02:00
r . events_started . reset ( ) ;
2022-08-20 23:58:54 +02:00
r . events_stopped . reset ( ) ;
r . intenset . write ( | w | {
w . end ( ) . set ( ) ;
2022-08-21 07:44:04 +02:00
w . started ( ) . set ( ) ;
2022-08-20 23:58:54 +02:00
w . stopped ( ) . set ( ) ;
w
} ) ;
2022-08-20 22:37:51 +02:00
// Don't reorder the start event before the previous writes. Hopefully self
// wouldn't happen anyway.
compiler_fence ( Ordering ::SeqCst ) ;
2022-08-20 23:58:54 +02:00
r . tasks_start . write ( | w | w . tasks_start ( ) . set_bit ( ) ) ;
2022-08-20 22:37:51 +02:00
// Wait for 'end' event.
poll_fn ( | cx | {
let r = Self ::regs ( ) ;
WAKER . register ( cx . waker ( ) ) ;
if r . events_end . read ( ) . bits ( ) ! = 0 {
2022-08-21 07:44:04 +02:00
compiler_fence ( Ordering ::SeqCst ) ;
2022-08-20 23:58:54 +02:00
// END means the whole buffer has been received.
r . events_end . reset ( ) ;
2022-08-21 07:44:04 +02:00
r . intenset . write ( | w | w . end ( ) . set ( ) ) ;
if discard > 0 {
discard - = 1 ;
} else {
// Note that the beginning of the buffer might be overwritten before the task fully stops :(
r . tasks_stop . write ( | w | w . tasks_stop ( ) . set_bit ( ) ) ;
}
}
if r . events_started . read ( ) . bits ( ) ! = 0 {
compiler_fence ( Ordering ::SeqCst ) ;
r . events_started . reset ( ) ;
2022-08-20 23:58:54 +02:00
}
if r . events_stopped . read ( ) . bits ( ) ! = 0 {
2022-08-21 07:44:04 +02:00
compiler_fence ( Ordering ::SeqCst ) ;
2022-08-20 23:58:54 +02:00
r . events_stopped . reset ( ) ;
return Poll ::Ready ( ( ) ) ;
}
Poll ::Pending
} )
. await ;
}
/// Continuous sampling with double buffers.
///
/// A TIMER and two PPI peripherals are passed in so that precise sampling
/// can be attained. The sampling interval is expressed by selecting a
/// timer clock frequency to use along with a counter threshold to be reached.
/// For example, 1KHz can be achieved using a frequency of 1MHz and a counter
/// threshold of 1000.
///
/// A sampler closure is provided that receives the buffer of samples, noting
/// that the size of this buffer can be less than the original buffer's size.
/// A command is return from the closure that indicates whether the sampling
/// should continue or stop.
///
/// NOTE: The time spent within the callback supplied should not exceed the time
/// taken to acquire the samples into a single buffer. You should measure the
/// time taken by the callback and set the sample buffer size accordingly.
/// Exceeding this time can lead to samples becoming dropped.
pub async fn run_task_sampler < S , const N : usize > (
& mut self ,
bufs : & mut [ [ i16 ; N ] ; 2 ] ,
mut sampler : S ,
) where
S : FnMut ( & [ i16 ; N ] ) -> SamplerState ,
{
let r = Self ::regs ( ) ;
r . sample . ptr . write ( | w | unsafe { w . sampleptr ( ) . bits ( bufs [ 0 ] . as_mut_ptr ( ) as u32 ) } ) ;
r . sample . maxcnt . write ( | w | unsafe { w . buffsize ( ) . bits ( N as _ ) } ) ;
// Reset and enable the events
r . events_end . reset ( ) ;
r . events_started . reset ( ) ;
r . events_stopped . reset ( ) ;
r . intenset . write ( | w | {
w . end ( ) . set ( ) ;
w . started ( ) . set ( ) ;
w . stopped ( ) . set ( ) ;
w
} ) ;
// Don't reorder the start event before the previous writes. Hopefully self
// wouldn't happen anyway.
compiler_fence ( Ordering ::SeqCst ) ;
r . tasks_start . write ( | w | { w . tasks_start ( ) . set_bit ( ) } ) ;
let mut current_buffer = 0 ;
let mut done = false ;
// Wait for events and complete when the sampler indicates it has had enough.
poll_fn ( | cx | {
let r = Self ::regs ( ) ;
WAKER . register ( cx . waker ( ) ) ;
if r . events_end . read ( ) . bits ( ) ! = 0 {
compiler_fence ( Ordering ::SeqCst ) ;
2022-08-20 22:37:51 +02:00
r . events_end . reset ( ) ;
2022-08-20 23:58:54 +02:00
r . intenset . write ( | w | w . end ( ) . set ( ) ) ;
if ! done { // Discard the last buffer after the user requested a stop.
if sampler ( & bufs [ current_buffer ] ) = = SamplerState ::Sampled {
let next_buffer = 1 - current_buffer ;
current_buffer = next_buffer ;
} else {
r . tasks_stop . write ( | w | w . tasks_stop ( ) . set_bit ( ) ) ;
done = true ;
} ;
} ;
}
if r . events_started . read ( ) . bits ( ) ! = 0 {
r . events_started . reset ( ) ;
r . intenset . write ( | w | w . started ( ) . set ( ) ) ;
let next_buffer = 1 - current_buffer ;
r . sample
. ptr
. write ( | w | unsafe { w . sampleptr ( ) . bits ( bufs [ next_buffer ] . as_mut_ptr ( ) as u32 ) } ) ;
}
if r . events_stopped . read ( ) . bits ( ) ! = 0 {
r . events_stopped . reset ( ) ;
r . intenset . write ( | w | w . stopped ( ) . set ( ) ) ;
2022-08-20 22:37:51 +02:00
return Poll ::Ready ( ( ) ) ;
}
Poll ::Pending
} )
. await ;
}
}
2022-08-20 23:08:29 +02:00
impl < ' d > Drop for Pdm < ' d > {
fn drop ( & mut self ) {
let r = Self ::regs ( ) ;
r . enable . write ( | w | w . enable ( ) . disabled ( ) ) ;
}
}
2022-08-20 22:37:51 +02:00
#[ derive(Clone, Copy, PartialEq) ]
pub enum Edge {
FallingEdge ,
RisingEdge ,
}
impl From < Edge > for EDGE_A {
fn from ( edge : Edge ) -> Self {
match edge {
Edge ::FallingEdge = > EDGE_A ::LEFTFALLING ,
Edge ::RisingEdge = > EDGE_A ::LEFTRISING ,
}
}
}
#[ derive(Clone, Copy, PartialEq) ]
pub enum Channels {
Stereo ,
Mono ,
}
impl From < Channels > for OPERATION_A {
fn from ( ch : Channels ) -> Self {
match ch {
Channels ::Stereo = > OPERATION_A ::STEREO ,
Channels ::Mono = > OPERATION_A ::MONO ,
}
}
}