embassy/examples/stm32h7/src/bin/adc.rs

62 lines
1.9 KiB
Rust
Raw Normal View History

2022-03-19 11:05:00 +01:00
#![no_std]
#![no_main]
#![feature(type_alias_impl_trait)]
2022-06-12 22:15:44 +02:00
use defmt::*;
use embassy_executor::Spawner;
2022-03-19 11:05:00 +01:00
use embassy_stm32::adc::{Adc, SampleTime};
use embassy_stm32::Config;
use embassy_time::{Delay, Timer};
2022-06-12 22:15:44 +02:00
use {defmt_rtt as _, panic_probe as _};
2022-03-19 11:05:00 +01:00
#[embassy_executor::main]
async fn main(_spawner: Spawner) {
2022-03-19 11:05:00 +01:00
let mut config = Config::default();
2023-09-19 04:22:57 +02:00
{
use embassy_stm32::rcc::*;
2023-10-23 01:48:09 +02:00
config.rcc.hsi = Some(HSIPrescaler::DIV1);
2023-09-19 04:22:57 +02:00
config.rcc.csi = true;
config.rcc.pll1 = Some(Pll {
2023-10-23 01:48:09 +02:00
source: PllSource::HSI,
2023-10-09 02:48:22 +02:00
prediv: PllPreDiv::DIV4,
mul: PllMul::MUL50,
divp: Some(PllDiv::DIV2),
divq: Some(PllDiv::DIV8), // SPI1 cksel defaults to pll1_q
2023-09-19 04:22:57 +02:00
divr: None,
});
config.rcc.pll2 = Some(Pll {
2023-10-23 01:48:09 +02:00
source: PllSource::HSI,
2023-10-09 02:48:22 +02:00
prediv: PllPreDiv::DIV4,
mul: PllMul::MUL50,
divp: Some(PllDiv::DIV8), // 100mhz
2023-09-19 04:22:57 +02:00
divq: None,
divr: None,
});
2023-10-23 01:48:09 +02:00
config.rcc.sys = Sysclk::PLL1_P; // 400 Mhz
2023-09-19 04:22:57 +02:00
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 200 Mhz
config.rcc.apb1_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb2_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb3_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.apb4_pre = APBPrescaler::DIV2; // 100 Mhz
config.rcc.voltage_scale = VoltageScale::Scale1;
config.rcc.adc_clock_source = AdcClockSource::PLL2_P;
}
let mut p = embassy_stm32::init(config);
2022-03-19 11:05:00 +01:00
info!("Hello World!");
let mut adc = Adc::new(p.ADC3, &mut Delay);
adc.set_sample_time(SampleTime::Cycles32_5);
2022-07-27 00:17:26 +02:00
let mut vrefint_channel = adc.enable_vrefint();
2022-03-19 11:05:00 +01:00
loop {
2022-07-27 00:17:26 +02:00
let vrefint = adc.read_internal(&mut vrefint_channel);
info!("vrefint: {}", vrefint);
2022-03-19 11:05:00 +01:00
let measured = adc.read(&mut p.PC0);
info!("measured: {}", measured);
Timer::after_millis(500).await;
2022-03-19 11:05:00 +01:00
}
}