embassy/examples/stm32l4/src/bin/spi.rs

67 lines
1.5 KiB
Rust
Raw Normal View History

2021-06-08 16:36:47 +02:00
#![no_std]
#![no_main]
#![feature(trait_alias)]
#![feature(min_type_alias_impl_trait)]
#![feature(impl_trait_in_bindings)]
#![feature(type_alias_impl_trait)]
#![allow(incomplete_features)]
#[path = "../example_common.rs"]
mod example_common;
use cortex_m_rt::entry;
2021-07-15 00:30:31 +02:00
use embassy_stm32::gpio::{Level, Output, Speed};
use embassy_stm32::pac;
2021-06-08 16:36:47 +02:00
use embassy_stm32::spi::{Config, Spi};
use embassy_stm32::time::Hertz;
use embedded_hal::blocking::spi::Transfer;
2021-07-15 00:30:31 +02:00
use embedded_hal::digital::v2::OutputPin;
use example_common::*;
2021-06-08 16:36:47 +02:00
#[entry]
fn main() -> ! {
info!("Hello World, dude!");
2021-07-15 00:30:31 +02:00
unsafe {
pac::DBGMCU.cr().modify(|w| {
w.set_dbg_sleep(true);
w.set_dbg_standby(true);
w.set_dbg_stop(true);
});
2021-06-08 16:36:47 +02:00
2021-07-15 00:30:31 +02:00
pac::RCC.apb2enr().modify(|w| {
w.set_syscfgen(true);
});
2021-06-08 16:36:47 +02:00
2021-07-15 00:30:31 +02:00
pac::RCC.ahb2enr().modify(|w| {
w.set_gpioaen(true);
w.set_gpioben(true);
w.set_gpiocen(true);
w.set_gpioden(true);
w.set_gpioeen(true);
w.set_gpiofen(true);
});
}
2021-06-08 16:36:47 +02:00
let p = embassy_stm32::init(Default::default());
let mut spi = Spi::new(
p.SPI3,
p.PC10,
p.PC12,
p.PC11,
Hertz(1_000_000),
Config::default(),
);
2021-06-25 22:32:24 +02:00
let mut cs = Output::new(p.PE0, Level::High, Speed::VeryHigh);
2021-06-08 16:36:47 +02:00
loop {
let mut buf = [0x0A; 4];
unwrap!(cs.set_low());
unwrap!(spi.transfer(&mut buf));
unwrap!(cs.set_high());
info!("xfer {=[u8]:x}", buf);
}
}