embassy/embassy-nrf/src/saadc.rs

311 lines
8.5 KiB
Rust
Raw Normal View History

2021-03-24 18:33:17 +01:00
use core::marker::PhantomData;
use core::sync::atomic::{compiler_fence, Ordering};
use core::task::Poll;
use embassy::interrupt::InterruptExt;
use embassy::util::Unborrow;
use embassy::waitqueue::AtomicWaker;
use embassy_hal_common::unborrow;
2021-03-24 18:33:17 +01:00
use futures::future::poll_fn;
2021-04-14 19:59:52 +02:00
use crate::interrupt;
use crate::{pac, peripherals};
2021-03-24 18:33:17 +01:00
use pac::{saadc, SAADC};
pub use saadc::{
ch::{
config::{GAIN_A as Gain, REFSEL_A as Reference, RESP_A as Resistor, TACQ_A as Time},
pseln::PSELN_A as NegativeChannel,
2021-03-24 18:33:17 +01:00
pselp::PSELP_A as PositiveChannel,
},
oversample::OVERSAMPLE_A as Oversample,
resolution::VAL_A as Resolution,
};
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[non_exhaustive]
pub enum Error {}
/// One-shot saadc. Continuous sample mode TODO.
pub struct OneShot<'d, const N: usize> {
2021-05-22 15:42:14 +02:00
phantom: PhantomData<&'d mut peripherals::SAADC>,
2021-03-24 18:33:17 +01:00
}
static WAKER: AtomicWaker = AtomicWaker::new();
2021-03-24 18:33:17 +01:00
/// Used to configure the SAADC peripheral.
///
/// See the `Default` impl for suitable default values.
#[non_exhaustive]
2021-03-24 18:33:17 +01:00
pub struct Config {
/// Output resolution in bits.
pub resolution: Resolution,
/// Average 2^`oversample` input samples before transferring the result into memory.
pub oversample: Oversample,
}
impl Default for Config {
/// Default configuration for single channel sampling.
fn default() -> Self {
Self {
resolution: Resolution::_14BIT,
oversample: Oversample::BYPASS,
}
}
}
/// Used to configure an individual SAADC peripheral channel.
///
/// See the `Default` impl for suitable default values.
#[non_exhaustive]
pub struct ChannelConfig<'d> {
2021-03-24 18:33:17 +01:00
/// Reference voltage of the SAADC input.
pub reference: Reference,
/// Gain used to control the effective input range of the SAADC.
pub gain: Gain,
/// Positive channel resistor control.
pub resistor: Resistor,
/// Acquisition time in microseconds.
pub time: Time,
/// Positive channel to sample
p_channel: PositiveChannel,
/// An optional negative channel to sample
n_channel: Option<NegativeChannel>,
phantom: PhantomData<&'d ()>,
2021-03-24 18:33:17 +01:00
}
impl<'d> ChannelConfig<'d> {
/// Default configuration for single ended channel sampling.
pub fn single_ended(pin: impl Unborrow<Target = impl PositivePin> + 'd) -> Self {
unborrow!(pin);
Self {
reference: Reference::INTERNAL,
gain: Gain::GAIN1_6,
resistor: Resistor::BYPASS,
time: Time::_10US,
p_channel: pin.channel(),
n_channel: None,
phantom: PhantomData,
}
}
/// Default configuration for differential channel sampling.
pub fn differential(
ppin: impl Unborrow<Target = impl PositivePin> + 'd,
npin: impl Unborrow<Target = impl NegativePin> + 'd,
) -> Self {
unborrow!(ppin, npin);
2021-03-24 18:33:17 +01:00
Self {
reference: Reference::VDD1_4,
gain: Gain::GAIN1_6,
2021-03-24 18:33:17 +01:00
resistor: Resistor::BYPASS,
time: Time::_10US,
p_channel: ppin.channel(),
n_channel: Some(npin.channel()),
phantom: PhantomData,
2021-03-24 18:33:17 +01:00
}
}
}
impl<'d, const N: usize> OneShot<'d, N> {
2021-03-24 18:33:17 +01:00
pub fn new(
2021-05-17 12:23:04 +02:00
_saadc: impl Unborrow<Target = peripherals::SAADC> + 'd,
2021-04-14 19:59:52 +02:00
irq: impl Unborrow<Target = interrupt::SAADC> + 'd,
2021-03-24 18:33:17 +01:00
config: Config,
channel_configs: [ChannelConfig; N],
2021-03-24 18:33:17 +01:00
) -> Self {
unborrow!(irq);
2021-03-24 18:33:17 +01:00
let r = unsafe { &*SAADC::ptr() };
let Config {
resolution,
oversample,
} = config;
// Configure channels
2021-03-24 18:33:17 +01:00
r.enable.write(|w| w.enable().enabled());
r.resolution.write(|w| w.val().variant(resolution));
r.oversample.write(|w| w.oversample().variant(oversample));
for (i, cc) in channel_configs.iter().enumerate() {
r.ch[i].pselp.write(|w| w.pselp().variant(cc.p_channel));
if let Some(npin) = cc.n_channel.as_ref() {
r.ch[i].pseln.write(|w| w.pseln().variant(*npin));
2021-03-24 18:33:17 +01:00
}
r.ch[i].config.write(|w| {
w.refsel().variant(cc.reference);
w.gain().variant(cc.gain);
w.tacq().variant(cc.time);
if cc.n_channel.is_none() {
w.mode().se();
} else {
w.mode().diff();
}
w.resp().variant(cc.resistor);
w.resn().bypass();
if !matches!(oversample, Oversample::BYPASS) {
w.burst().enabled();
} else {
w.burst().disabled();
}
w
});
}
2021-03-24 18:33:17 +01:00
// Disable all events interrupts
r.intenclr.write(|w| unsafe { w.bits(0x003F_FFFF) });
irq.set_handler(Self::on_interrupt);
irq.unpend();
irq.enable();
2021-03-24 18:33:17 +01:00
Self {
phantom: PhantomData,
}
}
fn on_interrupt(_ctx: *mut ()) {
let r = Self::regs();
if r.events_end.read().bits() != 0 {
r.intenclr.write(|w| w.end().clear());
WAKER.wake();
}
}
fn regs() -> &'static saadc::RegisterBlock {
2021-03-24 18:33:17 +01:00
unsafe { &*SAADC::ptr() }
}
2021-05-22 15:42:14 +02:00
pub async fn sample(&mut self, buf: &mut [i16; N]) {
let r = Self::regs();
2021-05-22 15:42:14 +02:00
// Set up the DMA
r.result
.ptr
.write(|w| unsafe { w.ptr().bits(buf.as_mut_ptr() as u32) });
r.result
.maxcnt
2021-10-10 23:54:24 +02:00
.write(|w| unsafe { w.maxcnt().bits(N as _) });
2021-05-22 15:42:14 +02:00
// Reset and enable the end event
r.events_end.reset();
r.intenset.write(|w| w.end().set());
// Don't reorder the ADC start event before the previous writes. Hopefully self
// wouldn't happen anyway.
compiler_fence(Ordering::SeqCst);
r.tasks_start.write(|w| unsafe { w.bits(1) });
r.tasks_sample.write(|w| unsafe { w.bits(1) });
// Wait for 'end' event.
poll_fn(|cx| {
let r = Self::regs();
WAKER.register(cx.waker());
2021-05-22 15:42:14 +02:00
if r.events_end.read().bits() != 0 {
r.events_end.reset();
return Poll::Ready(());
}
Poll::Pending
})
.await;
}
2021-03-24 18:33:17 +01:00
}
impl<'d, const N: usize> Drop for OneShot<'d, N> {
2021-03-24 18:33:17 +01:00
fn drop(&mut self) {
let r = Self::regs();
2021-03-24 18:33:17 +01:00
r.enable.write(|w| w.enable().disabled());
}
}
/// A pin that can be used as the positive end of a ADC differential in the SAADC periperhal.
2021-05-22 13:23:09 +02:00
pub trait PositivePin {
2021-03-24 18:33:17 +01:00
fn channel(&self) -> PositiveChannel;
}
macro_rules! positive_pin_mappings {
( $($ch:ident => $pin:ident,)*) => {
$(
impl PositivePin for crate::peripherals::$pin {
fn channel(&self) -> PositiveChannel {
PositiveChannel::$ch
}
}
)*
};
}
/// A pin that can be used as the negative end of a ADC differential in the SAADC periperhal.
pub trait NegativePin {
fn channel(&self) -> NegativeChannel;
}
macro_rules! negative_pin_mappings {
( $($ch:ident => $pin:ident,)*) => {
$(
impl NegativePin for crate::peripherals::$pin {
fn channel(&self) -> NegativeChannel {
NegativeChannel::$ch
}
}
)*
};
}
2021-03-24 18:33:17 +01:00
// TODO the variant names are unchecked
// the pins are copied from nrf hal
#[cfg(feature = "9160")]
positive_pin_mappings! {
ANALOGINPUT0 => P0_13,
ANALOGINPUT1 => P0_14,
ANALOGINPUT2 => P0_15,
ANALOGINPUT3 => P0_16,
ANALOGINPUT4 => P0_17,
ANALOGINPUT5 => P0_18,
ANALOGINPUT6 => P0_19,
ANALOGINPUT7 => P0_20,
}
#[cfg(not(feature = "9160"))]
positive_pin_mappings! {
ANALOGINPUT0 => P0_02,
ANALOGINPUT1 => P0_03,
ANALOGINPUT2 => P0_04,
ANALOGINPUT3 => P0_05,
ANALOGINPUT4 => P0_28,
ANALOGINPUT5 => P0_29,
ANALOGINPUT6 => P0_30,
ANALOGINPUT7 => P0_31,
}
#[cfg(feature = "9160")]
negative_pin_mappings! {
ANALOGINPUT0 => P0_13,
ANALOGINPUT1 => P0_14,
ANALOGINPUT2 => P0_15,
ANALOGINPUT3 => P0_16,
ANALOGINPUT4 => P0_17,
ANALOGINPUT5 => P0_18,
ANALOGINPUT6 => P0_19,
ANALOGINPUT7 => P0_20,
}
#[cfg(not(feature = "9160"))]
negative_pin_mappings! {
ANALOGINPUT0 => P0_02,
ANALOGINPUT1 => P0_03,
ANALOGINPUT2 => P0_04,
ANALOGINPUT3 => P0_05,
ANALOGINPUT4 => P0_28,
ANALOGINPUT5 => P0_29,
ANALOGINPUT6 => P0_30,
ANALOGINPUT7 => P0_31,
}