2023-02-01 00:48:33 +01:00
|
|
|
//! Pulse Density Modulation (PDM) mirophone driver.
|
2022-07-10 20:12:25 +02:00
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
#![macro_use]
|
|
|
|
|
2022-07-10 20:12:25 +02:00
|
|
|
use core::marker::PhantomData;
|
|
|
|
use core::sync::atomic::{compiler_fence, Ordering};
|
|
|
|
use core::task::Poll;
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
use embassy_cortex_m::interrupt::Interrupt;
|
2022-07-10 20:12:25 +02:00
|
|
|
use embassy_hal_common::drop::OnDrop;
|
|
|
|
use embassy_hal_common::{into_ref, PeripheralRef};
|
|
|
|
use futures::future::poll_fn;
|
|
|
|
|
|
|
|
use crate::chip::EASY_DMA_SIZE;
|
|
|
|
use crate::gpio::sealed::Pin;
|
|
|
|
use crate::gpio::{AnyPin, Pin as GpioPin};
|
|
|
|
use crate::interrupt::{self, InterruptExt};
|
2023-03-05 20:50:45 +01:00
|
|
|
use crate::Peripheral;
|
|
|
|
|
|
|
|
/// Interrupt handler.
|
|
|
|
pub struct InterruptHandler<T: Instance> {
|
|
|
|
_phantom: PhantomData<T>,
|
|
|
|
}
|
|
|
|
|
|
|
|
impl<T: Instance> interrupt::Handler<T::Interrupt> for InterruptHandler<T> {
|
|
|
|
unsafe fn on_interrupt() {
|
|
|
|
T::regs().intenclr.write(|w| w.end().clear());
|
|
|
|
T::state().waker.wake();
|
|
|
|
}
|
|
|
|
}
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
/// PDM microphone interface
|
2023-03-05 20:50:45 +01:00
|
|
|
pub struct Pdm<'d, T: Instance> {
|
|
|
|
_peri: PeripheralRef<'d, T>,
|
2022-07-10 20:12:25 +02:00
|
|
|
}
|
|
|
|
|
2023-02-01 00:48:33 +01:00
|
|
|
/// PDM error.
|
2022-07-10 20:12:25 +02:00
|
|
|
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
|
|
|
|
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
|
|
|
|
#[non_exhaustive]
|
|
|
|
pub enum Error {
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Buffer is too long.
|
2022-07-10 20:12:25 +02:00
|
|
|
BufferTooLong,
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Buffer is empty
|
2022-07-10 20:12:25 +02:00
|
|
|
BufferZeroLength,
|
2023-02-01 00:48:33 +01:00
|
|
|
/// PDM is not running
|
2022-07-10 20:12:25 +02:00
|
|
|
NotRunning,
|
|
|
|
}
|
|
|
|
|
|
|
|
static DUMMY_BUFFER: [i16; 1] = [0; 1];
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
impl<'d, T: Instance> Pdm<'d, T> {
|
2022-07-10 20:12:25 +02:00
|
|
|
/// Create PDM driver
|
|
|
|
pub fn new(
|
2023-03-05 20:50:45 +01:00
|
|
|
pdm: impl Peripheral<P = T> + 'd,
|
|
|
|
_irq: impl interrupt::Binding<T::Interrupt, InterruptHandler<T>> + 'd,
|
2022-07-10 20:12:25 +02:00
|
|
|
clk: impl Peripheral<P = impl GpioPin> + 'd,
|
|
|
|
din: impl Peripheral<P = impl GpioPin> + 'd,
|
|
|
|
config: Config,
|
|
|
|
) -> Self {
|
2023-03-05 20:50:45 +01:00
|
|
|
into_ref!(pdm, clk, din);
|
|
|
|
Self::new_inner(pdm, clk.map_into(), din.map_into(), config)
|
2022-07-10 20:12:25 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
fn new_inner(
|
2023-03-05 20:50:45 +01:00
|
|
|
pdm: PeripheralRef<'d, T>,
|
2022-07-10 20:12:25 +02:00
|
|
|
clk: PeripheralRef<'d, AnyPin>,
|
|
|
|
din: PeripheralRef<'d, AnyPin>,
|
|
|
|
config: Config,
|
|
|
|
) -> Self {
|
2023-03-05 20:50:45 +01:00
|
|
|
into_ref!(pdm);
|
2022-07-10 20:12:25 +02:00
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
// setup gpio pins
|
|
|
|
din.conf().write(|w| w.input().set_bit());
|
|
|
|
r.psel.din.write(|w| unsafe { w.bits(din.psel_bits()) });
|
|
|
|
clk.set_low();
|
|
|
|
clk.conf().write(|w| w.dir().output());
|
|
|
|
r.psel.clk.write(|w| unsafe { w.bits(clk.psel_bits()) });
|
|
|
|
|
|
|
|
// configure
|
|
|
|
// use default for
|
|
|
|
// - gain right
|
|
|
|
// - gain left
|
|
|
|
// - clk
|
|
|
|
// - ratio
|
|
|
|
r.mode.write(|w| {
|
|
|
|
w.edge().bit(config.edge == Edge::LeftRising);
|
|
|
|
w.operation().bit(config.operation_mode == OperationMode::Mono);
|
|
|
|
w
|
|
|
|
});
|
|
|
|
r.gainl.write(|w| w.gainl().default_gain());
|
|
|
|
r.gainr.write(|w| w.gainr().default_gain());
|
|
|
|
|
|
|
|
// IRQ
|
2023-03-05 20:50:45 +01:00
|
|
|
unsafe { T::Interrupt::steal() }.unpend();
|
|
|
|
unsafe { T::Interrupt::steal() }.enable();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
r.enable.write(|w| w.enable().set_bit());
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
Self { _peri: pdm }
|
2022-07-10 20:12:25 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Start sampling microphon data into a dummy buffer
|
|
|
|
/// Usefull to start the microphon and keep it active between recording samples
|
|
|
|
pub async fn start(&mut self) {
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
// start dummy sampling because microphon needs some setup time
|
|
|
|
r.sample
|
|
|
|
.ptr
|
|
|
|
.write(|w| unsafe { w.sampleptr().bits(DUMMY_BUFFER.as_ptr() as u32) });
|
|
|
|
r.sample
|
|
|
|
.maxcnt
|
|
|
|
.write(|w| unsafe { w.buffsize().bits(DUMMY_BUFFER.len() as _) });
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
r.tasks_start.write(|w| unsafe { w.bits(1) });
|
2022-07-10 20:12:25 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/// Stop sampling microphon data inta a dummy buffer
|
|
|
|
pub async fn stop(&mut self) {
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
|
|
|
r.tasks_stop.write(|w| unsafe { w.bits(1) });
|
2022-07-10 20:12:25 +02:00
|
|
|
r.events_started.reset();
|
|
|
|
}
|
|
|
|
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Sample data into the given buffer.
|
2022-07-10 20:12:25 +02:00
|
|
|
pub async fn sample(&mut self, buffer: &mut [i16]) -> Result<(), Error> {
|
|
|
|
if buffer.len() == 0 {
|
|
|
|
return Err(Error::BufferZeroLength);
|
|
|
|
}
|
|
|
|
if buffer.len() > EASY_DMA_SIZE {
|
|
|
|
return Err(Error::BufferTooLong);
|
|
|
|
}
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
if r.events_started.read().bits() == 0 {
|
2022-07-10 20:12:25 +02:00
|
|
|
return Err(Error::NotRunning);
|
|
|
|
}
|
|
|
|
|
|
|
|
let drop = OnDrop::new(move || {
|
|
|
|
r.intenclr.write(|w| w.end().clear());
|
|
|
|
r.events_stopped.reset();
|
|
|
|
|
|
|
|
// reset to dummy buffer
|
|
|
|
r.sample
|
|
|
|
.ptr
|
|
|
|
.write(|w| unsafe { w.sampleptr().bits(DUMMY_BUFFER.as_ptr() as u32) });
|
|
|
|
r.sample
|
|
|
|
.maxcnt
|
|
|
|
.write(|w| unsafe { w.buffsize().bits(DUMMY_BUFFER.len() as _) });
|
|
|
|
|
|
|
|
while r.events_stopped.read().bits() == 0 {}
|
|
|
|
});
|
|
|
|
|
|
|
|
// setup user buffer
|
|
|
|
let ptr = buffer.as_ptr();
|
|
|
|
let len = buffer.len();
|
|
|
|
r.sample.ptr.write(|w| unsafe { w.sampleptr().bits(ptr as u32) });
|
|
|
|
r.sample.maxcnt.write(|w| unsafe { w.buffsize().bits(len as _) });
|
|
|
|
|
|
|
|
// wait till the current sample is finished and the user buffer sample is started
|
|
|
|
Self::wait_for_sample().await;
|
|
|
|
|
|
|
|
// reset the buffer back to the dummy buffer
|
|
|
|
r.sample
|
|
|
|
.ptr
|
|
|
|
.write(|w| unsafe { w.sampleptr().bits(DUMMY_BUFFER.as_ptr() as u32) });
|
|
|
|
r.sample
|
|
|
|
.maxcnt
|
|
|
|
.write(|w| unsafe { w.buffsize().bits(DUMMY_BUFFER.len() as _) });
|
|
|
|
|
|
|
|
// wait till the user buffer is sampled
|
|
|
|
Self::wait_for_sample().await;
|
|
|
|
|
|
|
|
drop.defuse();
|
|
|
|
|
|
|
|
Ok(())
|
|
|
|
}
|
|
|
|
|
|
|
|
async fn wait_for_sample() {
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
r.events_end.reset();
|
|
|
|
r.intenset.write(|w| w.end().set());
|
|
|
|
|
|
|
|
compiler_fence(Ordering::SeqCst);
|
|
|
|
|
|
|
|
poll_fn(|cx| {
|
2023-03-05 20:50:45 +01:00
|
|
|
T::state().waker.register(cx.waker());
|
|
|
|
if r.events_end.read().bits() != 0 {
|
2022-07-10 20:12:25 +02:00
|
|
|
return Poll::Ready(());
|
|
|
|
}
|
|
|
|
Poll::Pending
|
|
|
|
})
|
|
|
|
.await;
|
|
|
|
|
|
|
|
compiler_fence(Ordering::SeqCst);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// PDM microphone driver Config
|
|
|
|
pub struct Config {
|
|
|
|
/// Use stero or mono operation
|
|
|
|
pub operation_mode: OperationMode,
|
|
|
|
/// On which edge the left channel should be samples
|
|
|
|
pub edge: Edge,
|
|
|
|
}
|
|
|
|
|
|
|
|
impl Default for Config {
|
|
|
|
fn default() -> Self {
|
|
|
|
Self {
|
|
|
|
operation_mode: OperationMode::Mono,
|
|
|
|
edge: Edge::LeftFalling,
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2023-02-01 00:48:33 +01:00
|
|
|
/// PDM operation mode.
|
2022-07-10 20:12:25 +02:00
|
|
|
#[derive(PartialEq)]
|
|
|
|
pub enum OperationMode {
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Mono (1 channel)
|
2022-07-10 20:12:25 +02:00
|
|
|
Mono,
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Stereo (2 channels)
|
2022-07-10 20:12:25 +02:00
|
|
|
Stereo,
|
|
|
|
}
|
2023-02-01 00:48:33 +01:00
|
|
|
|
|
|
|
/// PDM edge polarity
|
2022-07-10 20:12:25 +02:00
|
|
|
#[derive(PartialEq)]
|
|
|
|
pub enum Edge {
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Left edge is rising
|
2022-07-10 20:12:25 +02:00
|
|
|
LeftRising,
|
2023-02-01 00:48:33 +01:00
|
|
|
/// Left edge is falling
|
2022-07-10 20:12:25 +02:00
|
|
|
LeftFalling,
|
|
|
|
}
|
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
impl<'d, T: Instance> Drop for Pdm<'d, T> {
|
2022-07-10 20:12:25 +02:00
|
|
|
fn drop(&mut self) {
|
2023-03-05 20:50:45 +01:00
|
|
|
let r = T::regs();
|
2022-07-10 20:12:25 +02:00
|
|
|
|
2023-03-05 20:50:45 +01:00
|
|
|
r.tasks_stop.write(|w| unsafe { w.bits(1) });
|
2022-07-10 20:12:25 +02:00
|
|
|
|
|
|
|
r.enable.write(|w| w.enable().disabled());
|
|
|
|
|
|
|
|
r.psel.din.reset();
|
|
|
|
r.psel.clk.reset();
|
|
|
|
}
|
|
|
|
}
|
2023-03-05 20:50:45 +01:00
|
|
|
|
|
|
|
pub(crate) mod sealed {
|
|
|
|
use embassy_sync::waitqueue::AtomicWaker;
|
|
|
|
|
|
|
|
/// Peripheral static state
|
|
|
|
pub struct State {
|
|
|
|
pub waker: AtomicWaker,
|
|
|
|
}
|
|
|
|
|
|
|
|
impl State {
|
|
|
|
pub const fn new() -> Self {
|
|
|
|
Self {
|
|
|
|
waker: AtomicWaker::new(),
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
pub trait Instance {
|
|
|
|
fn regs() -> &'static crate::pac::pdm::RegisterBlock;
|
|
|
|
fn state() -> &'static State;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/// PDM peripheral instance.
|
|
|
|
pub trait Instance: Peripheral<P = Self> + sealed::Instance + 'static + Send {
|
|
|
|
/// Interrupt for this peripheral.
|
|
|
|
type Interrupt: Interrupt;
|
|
|
|
}
|
|
|
|
|
|
|
|
macro_rules! impl_pdm {
|
|
|
|
($type:ident, $pac_type:ident, $irq:ident) => {
|
|
|
|
impl crate::pdm::sealed::Instance for peripherals::$type {
|
|
|
|
fn regs() -> &'static crate::pac::pdm::RegisterBlock {
|
|
|
|
unsafe { &*pac::$pac_type::ptr() }
|
|
|
|
}
|
|
|
|
fn state() -> &'static crate::pdm::sealed::State {
|
|
|
|
static STATE: crate::pdm::sealed::State = crate::pdm::sealed::State::new();
|
|
|
|
&STATE
|
|
|
|
}
|
|
|
|
}
|
|
|
|
impl crate::pdm::Instance for peripherals::$type {
|
|
|
|
type Interrupt = crate::interrupt::$irq;
|
|
|
|
}
|
|
|
|
};
|
|
|
|
}
|