2021-12-08 17:39:59 +01:00
|
|
|
#![no_std]
|
|
|
|
#![no_main]
|
|
|
|
#![feature(type_alias_impl_trait)]
|
|
|
|
|
2022-04-02 04:35:06 +02:00
|
|
|
use defmt::*;
|
2022-08-17 23:40:16 +02:00
|
|
|
use embassy_executor::Spawner;
|
2022-02-10 21:38:03 +01:00
|
|
|
use embassy_stm32::gpio::low_level::AFType;
|
|
|
|
use embassy_stm32::gpio::Speed;
|
2023-09-19 04:22:57 +02:00
|
|
|
use embassy_stm32::time::{khz, Hertz};
|
2023-07-28 15:29:27 +02:00
|
|
|
use embassy_stm32::timer::*;
|
2022-08-17 18:49:55 +02:00
|
|
|
use embassy_stm32::{into_ref, Config, Peripheral, PeripheralRef};
|
2022-08-17 23:40:16 +02:00
|
|
|
use embassy_time::{Duration, Timer};
|
2022-06-12 22:15:44 +02:00
|
|
|
use {defmt_rtt as _, panic_probe as _};
|
2021-12-08 17:39:59 +01:00
|
|
|
|
2022-08-17 22:25:58 +02:00
|
|
|
#[embassy_executor::main]
|
|
|
|
async fn main(_spawner: Spawner) {
|
2021-12-08 17:39:59 +01:00
|
|
|
let mut config = Config::default();
|
2023-09-19 04:22:57 +02:00
|
|
|
{
|
|
|
|
use embassy_stm32::rcc::*;
|
|
|
|
config.rcc.hsi = Some(Hsi::Mhz64);
|
|
|
|
config.rcc.csi = true;
|
|
|
|
config.rcc.hsi48 = true; // needed for RNG
|
|
|
|
config.rcc.pll_src = PllSource::Hsi;
|
|
|
|
config.rcc.pll1 = Some(Pll {
|
2023-10-09 02:48:22 +02:00
|
|
|
prediv: PllPreDiv::DIV4,
|
|
|
|
mul: PllMul::MUL50,
|
|
|
|
divp: Some(PllDiv::DIV2),
|
|
|
|
divq: Some(PllDiv::DIV8), // 100mhz
|
2023-09-19 04:22:57 +02:00
|
|
|
divr: None,
|
|
|
|
});
|
|
|
|
config.rcc.sys = Sysclk::Pll1P; // 400 Mhz
|
|
|
|
config.rcc.ahb_pre = AHBPrescaler::DIV2; // 200 Mhz
|
|
|
|
config.rcc.apb1_pre = APBPrescaler::DIV2; // 100 Mhz
|
|
|
|
config.rcc.apb2_pre = APBPrescaler::DIV2; // 100 Mhz
|
|
|
|
config.rcc.apb3_pre = APBPrescaler::DIV2; // 100 Mhz
|
|
|
|
config.rcc.apb4_pre = APBPrescaler::DIV2; // 100 Mhz
|
|
|
|
config.rcc.voltage_scale = VoltageScale::Scale1;
|
|
|
|
}
|
2022-08-17 22:25:58 +02:00
|
|
|
let p = embassy_stm32::init(config);
|
2021-12-08 17:39:59 +01:00
|
|
|
|
|
|
|
info!("Hello World!");
|
|
|
|
|
2022-07-11 00:36:10 +02:00
|
|
|
let mut pwm = SimplePwm32::new(p.TIM5, p.PA0, p.PA1, p.PA2, p.PA3, khz(10));
|
2021-12-08 17:39:59 +01:00
|
|
|
let max = pwm.get_max_duty();
|
|
|
|
pwm.enable(Channel::Ch1);
|
|
|
|
|
|
|
|
info!("PWM initialized");
|
|
|
|
info!("PWM max duty {}", max);
|
|
|
|
|
|
|
|
loop {
|
|
|
|
pwm.set_duty(Channel::Ch1, 0);
|
|
|
|
Timer::after(Duration::from_millis(300)).await;
|
|
|
|
pwm.set_duty(Channel::Ch1, max / 4);
|
|
|
|
Timer::after(Duration::from_millis(300)).await;
|
|
|
|
pwm.set_duty(Channel::Ch1, max / 2);
|
|
|
|
Timer::after(Duration::from_millis(300)).await;
|
|
|
|
pwm.set_duty(Channel::Ch1, max - 1);
|
|
|
|
Timer::after(Duration::from_millis(300)).await;
|
|
|
|
}
|
|
|
|
}
|
2022-02-10 21:38:03 +01:00
|
|
|
pub struct SimplePwm32<'d, T: CaptureCompare32bitInstance> {
|
2022-07-23 14:00:19 +02:00
|
|
|
inner: PeripheralRef<'d, T>,
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
|
2022-02-10 21:38:03 +01:00
|
|
|
impl<'d, T: CaptureCompare32bitInstance> SimplePwm32<'d, T> {
|
2022-07-11 00:36:10 +02:00
|
|
|
pub fn new(
|
2022-07-23 14:00:19 +02:00
|
|
|
tim: impl Peripheral<P = T> + 'd,
|
|
|
|
ch1: impl Peripheral<P = impl Channel1Pin<T>> + 'd,
|
|
|
|
ch2: impl Peripheral<P = impl Channel2Pin<T>> + 'd,
|
|
|
|
ch3: impl Peripheral<P = impl Channel3Pin<T>> + 'd,
|
|
|
|
ch4: impl Peripheral<P = impl Channel4Pin<T>> + 'd,
|
2022-07-11 00:36:10 +02:00
|
|
|
freq: Hertz,
|
2021-12-08 17:39:59 +01:00
|
|
|
) -> Self {
|
2022-07-23 14:00:19 +02:00
|
|
|
into_ref!(tim, ch1, ch2, ch3, ch4);
|
2021-12-08 17:39:59 +01:00
|
|
|
|
|
|
|
T::enable();
|
|
|
|
<T as embassy_stm32::rcc::low_level::RccPeripheral>::reset();
|
|
|
|
|
2023-06-19 03:07:26 +02:00
|
|
|
ch1.set_speed(Speed::VeryHigh);
|
|
|
|
ch1.set_as_af(ch1.af_num(), AFType::OutputPushPull);
|
|
|
|
ch2.set_speed(Speed::VeryHigh);
|
|
|
|
ch2.set_as_af(ch1.af_num(), AFType::OutputPushPull);
|
|
|
|
ch3.set_speed(Speed::VeryHigh);
|
|
|
|
ch3.set_as_af(ch1.af_num(), AFType::OutputPushPull);
|
|
|
|
ch4.set_speed(Speed::VeryHigh);
|
|
|
|
ch4.set_as_af(ch1.af_num(), AFType::OutputPushPull);
|
2021-12-08 17:39:59 +01:00
|
|
|
|
2022-07-23 01:29:35 +02:00
|
|
|
let mut this = Self { inner: tim };
|
2021-12-08 17:39:59 +01:00
|
|
|
|
|
|
|
this.set_freq(freq);
|
|
|
|
this.inner.start();
|
|
|
|
|
2023-06-19 03:07:26 +02:00
|
|
|
let r = T::regs_gp32();
|
|
|
|
r.ccmr_output(0)
|
|
|
|
.modify(|w| w.set_ocm(0, OutputCompareMode::PwmMode1.into()));
|
|
|
|
r.ccmr_output(0)
|
|
|
|
.modify(|w| w.set_ocm(1, OutputCompareMode::PwmMode1.into()));
|
|
|
|
r.ccmr_output(1)
|
|
|
|
.modify(|w| w.set_ocm(0, OutputCompareMode::PwmMode1.into()));
|
|
|
|
r.ccmr_output(1)
|
|
|
|
.modify(|w| w.set_ocm(1, OutputCompareMode::PwmMode1.into()));
|
|
|
|
|
2021-12-08 17:39:59 +01:00
|
|
|
this
|
|
|
|
}
|
|
|
|
|
|
|
|
pub fn enable(&mut self, channel: Channel) {
|
2023-06-19 03:07:26 +02:00
|
|
|
T::regs_gp32().ccer().modify(|w| w.set_cce(channel.raw(), true));
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
pub fn disable(&mut self, channel: Channel) {
|
2023-06-19 03:07:26 +02:00
|
|
|
T::regs_gp32().ccer().modify(|w| w.set_cce(channel.raw(), false));
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
|
2022-07-11 00:36:10 +02:00
|
|
|
pub fn set_freq(&mut self, freq: Hertz) {
|
2022-06-12 22:15:44 +02:00
|
|
|
<T as embassy_stm32::timer::low_level::GeneralPurpose32bitInstance>::set_frequency(&mut self.inner, freq);
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
pub fn get_max_duty(&self) -> u32 {
|
2023-06-19 03:07:26 +02:00
|
|
|
T::regs_gp32().arr().read().arr()
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
pub fn set_duty(&mut self, channel: Channel, duty: u32) {
|
|
|
|
defmt::assert!(duty < self.get_max_duty());
|
2023-06-19 03:07:26 +02:00
|
|
|
T::regs_gp32().ccr(channel.raw()).modify(|w| w.set_ccr(duty))
|
2021-12-08 17:39:59 +01:00
|
|
|
}
|
|
|
|
}
|