embassy/examples/boot/application/stm32h7/src/bin/a.rs

51 lines
1.7 KiB
Rust
Raw Normal View History

2022-05-06 09:21:29 +02:00
#![no_std]
#![no_main]
#![feature(type_alias_impl_trait)]
use core::cell::RefCell;
2022-06-12 22:15:44 +02:00
#[cfg(feature = "defmt-rtt")]
use defmt_rtt::*;
2023-05-30 14:03:31 +02:00
use embassy_boot_stm32::{AlignedBuffer, BlockingFirmwareUpdater, FirmwareUpdaterConfig};
use embassy_executor::Spawner;
2022-05-06 09:21:29 +02:00
use embassy_stm32::exti::ExtiInput;
use embassy_stm32::flash::{Flash, WRITE_SIZE};
2022-05-06 09:21:29 +02:00
use embassy_stm32::gpio::{Input, Level, Output, Pull, Speed};
use embassy_sync::blocking_mutex::Mutex;
use embedded_storage::nor_flash::NorFlash;
2022-05-06 09:21:29 +02:00
use panic_reset as _;
#[cfg(feature = "skip-include")]
static APP_B: &[u8] = &[0, 1, 2, 3];
#[cfg(not(feature = "skip-include"))]
2022-05-06 09:21:29 +02:00
static APP_B: &[u8] = include_bytes!("../../b.bin");
#[embassy_executor::main]
async fn main(_spawner: Spawner) {
let p = embassy_stm32::init(Default::default());
2023-05-30 14:03:31 +02:00
let flash = Flash::new_blocking(p.FLASH);
let flash = Mutex::new(RefCell::new(flash));
2022-05-06 09:21:29 +02:00
let button = Input::new(p.PC13, Pull::Down);
let mut button = ExtiInput::new(button, p.EXTI13);
let mut led = Output::new(p.PB14, Level::Low, Speed::Low);
led.set_high();
2023-05-30 14:03:31 +02:00
let config = FirmwareUpdaterConfig::from_linkerfile_blocking(&flash);
let mut magic = AlignedBuffer([0; WRITE_SIZE]);
let mut updater = BlockingFirmwareUpdater::new(config, &mut magic.0);
let writer = updater.prepare_update().unwrap();
2022-05-06 09:21:29 +02:00
button.wait_for_rising_edge().await;
let mut offset = 0;
let mut buf = AlignedBuffer([0; 4096]);
for chunk in APP_B.chunks(4096) {
buf.as_mut()[..chunk.len()].copy_from_slice(chunk);
2023-05-30 14:05:38 +02:00
writer.write(offset, buf.as_ref()).unwrap();
offset += chunk.len() as u32;
2022-05-06 09:21:29 +02:00
}
updater.mark_updated().unwrap();
2022-05-06 09:21:29 +02:00
led.set_low();
cortex_m::peripheral::SCB::sys_reset();
}