Adjust pin-names to FooPin.
Move common bits up to spi/mod.rs. Isolate the RNG interrupt in a sub-module to avoid conflict with the const.
This commit is contained in:
@ -124,11 +124,11 @@ for chip in chips.values():
|
||||
for pin, funcs in af.items():
|
||||
if pin in pins:
|
||||
if func := funcs.get(f'{name}_SCK'):
|
||||
f.write(f'impl_spi_pin!({name}, Sck, {pin}, {func});')
|
||||
f.write(f'impl_spi_pin!({name}, SckPin, {pin}, {func});')
|
||||
if func := funcs.get(f'{name}_MOSI'):
|
||||
f.write(f'impl_spi_pin!({name}, Mosi, {pin}, {func});')
|
||||
f.write(f'impl_spi_pin!({name}, MosiPin, {pin}, {func});')
|
||||
if func := funcs.get(f'{name}_MISO'):
|
||||
f.write(f'impl_spi_pin!({name}, Miso, {pin}, {func});')
|
||||
f.write(f'impl_spi_pin!({name}, MisoPin, {pin}, {func});')
|
||||
|
||||
if block_mod == 'gpio':
|
||||
custom_singletons = True
|
||||
|
Reference in New Issue
Block a user