Add comments
This commit is contained in:
parent
051c6350ea
commit
d26b751edc
@ -106,6 +106,8 @@ impl<'d, T: Instance, TxDma> UartTx<'d, T, TxDma> {
|
|||||||
reg.set_dmat(true);
|
reg.set_dmat(true);
|
||||||
});
|
});
|
||||||
}
|
}
|
||||||
|
// If we don't assign future to a variable, the data register pointer
|
||||||
|
// is held across an await and makes the future non-Send.
|
||||||
let transfer = crate::dma::write(ch, request, buffer, tdr(T::regs()));
|
let transfer = crate::dma::write(ch, request, buffer, tdr(T::regs()));
|
||||||
transfer.await;
|
transfer.await;
|
||||||
Ok(())
|
Ok(())
|
||||||
@ -150,6 +152,8 @@ impl<'d, T: Instance, RxDma> UartRx<'d, T, RxDma> {
|
|||||||
reg.set_dmar(true);
|
reg.set_dmar(true);
|
||||||
});
|
});
|
||||||
}
|
}
|
||||||
|
// If we don't assign future to a variable, the data register pointer
|
||||||
|
// is held across an await and makes the future non-Send.
|
||||||
let transfer = crate::dma::read(ch, request, rdr(T::regs()), buffer);
|
let transfer = crate::dma::read(ch, request, rdr(T::regs()), buffer);
|
||||||
transfer.await;
|
transfer.await;
|
||||||
Ok(())
|
Ok(())
|
||||||
|
Loading…
Reference in New Issue
Block a user