max/embassy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

stm32: Adjust some fences around DMA

Browse Source 
Also bump stm32-data
This commit is contained in:
Thales Fragoso 2021-06-30 18:21:24 -03:00
parent d77d411935
commit e07dda8707
2 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
embassy-stm32/src/dma/v2.rs
View File

@ -1,5 +1,6 @@
use core::sync::atomic::{AtomicU8, Ordering};
use core::task::Poll; use core::task::Poll;
use atomic_polyfill::{AtomicU8, Ordering};
use embassy::interrupt::{Interrupt, InterruptExt}; use embassy::interrupt::{Interrupt, InterruptExt};
use embassy::util::AtomicWaker; use embassy::util::AtomicWaker;
use futures::future::poll_fn; use futures::future::poll_fn;
@ -53,7 +54,8 @@ pub(crate) async unsafe fn transfer_p2m(
assert!(dst.len() <= 0xFFFF); assert!(dst.len() <= 0xFFFF);
// Reset status // Reset status
STATE.ch_status[n].store(CH_STATUS_NONE, Ordering::Relaxed); // Generate a DMB here to flush the store buffer (M7) before enabling the DMA
STATE.ch_status[n].store(CH_STATUS_NONE, Ordering::Release);
unsafe { unsafe {
c.par().write_value(src as _); c.par().write_value(src as _);
@ -99,13 +101,13 @@ pub(crate) async unsafe fn transfer_m2p(
assert!(src.len() <= 0xFFFF); assert!(src.len() <= 0xFFFF);
// Reset status // Reset status
STATE.ch_status[n].store(CH_STATUS_NONE, Ordering::Relaxed); // Generate a DMB here to flush the store buffer (M7) before enabling the DMA
STATE.ch_status[n].store(CH_STATUS_NONE, Ordering::Release);
unsafe { unsafe {
c.par().write_value(dst as _); c.par().write_value(dst as _);
c.m0ar().write_value(src.as_ptr() as _); c.m0ar().write_value(src.as_ptr() as _);
c.ndtr().write_value(regs::Ndtr(src.len() as _)); c.ndtr().write_value(regs::Ndtr(src.len() as _));
compiler_fence(Ordering::AcqRel);
c.cr().write(|w| { c.cr().write(|w| {
w.set_dir(vals::Dir::MEMORYTOPERIPHERAL); w.set_dir(vals::Dir::MEMORYTOPERIPHERAL);
w.set_msize(vals::Size::BITS8); w.set_msize(vals::Size::BITS8);
@ -131,8 +133,6 @@ pub(crate) async unsafe fn transfer_m2p(
}) })
.await; .await;
compiler_fence(Ordering::AcqRel);
// TODO handle error // TODO handle error
assert!(res == CH_STATUS_COMPLETED); assert!(res == CH_STATUS_COMPLETED);
} }
@ -148,10 +148,10 @@ unsafe fn on_irq() {
for chn in 0..4 { for chn in 0..4 {
let n = dman * 8 + isrn * 4 + chn; let n = dman * 8 + isrn * 4 + chn;
if isr.teif(chn) { if isr.teif(chn) {
STATE.ch_status[n].store(CH_STATUS_ERROR, Ordering::Release); STATE.ch_status[n].store(CH_STATUS_ERROR, Ordering::Relaxed);
STATE.ch_wakers[n].wake(); STATE.ch_wakers[n].wake();
} else if isr.tcif(chn) { } else if isr.tcif(chn) {
STATE.ch_status[n].store(CH_STATUS_COMPLETED, Ordering::Release); STATE.ch_status[n].store(CH_STATUS_COMPLETED, Ordering::Relaxed);
STATE.ch_wakers[n].wake(); STATE.ch_wakers[n].wake();
} }
} }
@ -301,7 +301,6 @@ pub struct M2P;
#[cfg(usart)] #[cfg(usart)]
use crate::usart; use crate::usart;
use atomic_polyfill::compiler_fence;
peripheral_dma_channels! { peripheral_dma_channels! {
($peri:ident, usart, $kind:ident, RX, $channel_peri:ident, $dma_peri:ident, $channel_num:expr, $event_num:expr) => { ($peri:ident, usart, $kind:ident, RX, $channel_peri:ident, $dma_peri:ident, $channel_num:expr, $event_num:expr) => {
impl usart::RxDma<peripherals::$peri> for peripherals::$channel_peri { } impl usart::RxDma<peripherals::$peri> for peripherals::$channel_peri { }

2
stm32-data

@ -1 +1 @@
Subproject commit 9856b11172ae27ffa60d339ac271d2d06c190756 Subproject commit f0a6585b4806b1f7c6836126d063eaaf970cc5a4