Thales Fragoso
|
2cb66d6032
|
Update generated code
|
2021-05-14 23:44:51 -03:00 |
|
Thales Fragoso
|
490152d028
|
Better interrupt handling
|
2021-05-14 23:42:09 -03:00 |
|
Bob McWhirter
|
2569d38ab4
|
Adjust pin-names to FooPin.
Move common bits up to spi/mod.rs.
Isolate the RNG interrupt in a sub-module to avoid conflict with the const.
|
2021-05-14 10:11:43 -04:00 |
|
Bob McWhirter
|
9e93a0999f
|
Add SPIv1, use cfg_attr to pick correct impl.
Add IRQ to impl_rng!() to accomodate RNG vs HASH_RNG split.
|
2021-05-13 14:28:53 -04:00 |
|
Bob McWhirter
|
36c16dbef8
|
Continuing to update clocks (unused now) and SPI
|
2021-05-12 10:46:18 -04:00 |
|
Bob McWhirter
|
7d52e1b350
|
Further work on SPI v2 blocking.
|
2021-05-11 11:25:01 -04:00 |
|
Bob McWhirter
|
0470abb353
|
Checkpoint.
|
2021-05-10 15:33:37 -04:00 |
|
Dario Nieuwenhuis
|
c4294d97ff
|
Fix DMA
|
2021-05-10 21:31:59 +02:00 |
|
Dario Nieuwenhuis
|
ac616a6dcf
|
Add dma scaffolding
|
2021-05-10 01:20:04 +02:00 |
|
Dario Nieuwenhuis
|
23ca2f9174
|
Autogenerate the tailored PAC for each chip
|
2021-05-06 03:43:46 +02:00 |
|