Dario Nieuwenhuis
|
7ce3b19389
|
stm32/rcc: remove unused enum.
|
2023-10-18 04:32:18 +02:00 |
|
xoviat
|
b24520579a
|
rcc: ahb/apb -> hclk/pclk
|
2023-10-15 19:51:35 -05:00 |
|
xoviat
|
4a156df7a1
|
stm32: expand rcc mux to g4 and h7
|
2023-10-14 23:33:57 -05:00 |
|
Dario Nieuwenhuis
|
3bfbf2697f
|
stm32/rcc: remove unused lse/lsi fields in h7
|
2023-10-15 01:48:27 +02:00 |
|
xoviat
|
824556c9c8
|
rcc: remove mux_prefix from clocks
|
2023-10-14 12:51:45 -05:00 |
|
xoviat
|
3264941c1b
|
rcc mux: update metapac
|
2023-10-13 23:06:32 -05:00 |
|
xoviat
|
57ccc1051a
|
stm32: add initial rcc mux for h5
|
2023-10-11 20:59:47 -05:00 |
|
Dario Nieuwenhuis
|
b91d1eaca0
|
stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.
|
2023-10-11 04:12:38 +02:00 |
|
Dario Nieuwenhuis
|
0cfa8d1bb5
|
stm32/rcc: use more PLL etc enums from PAC.
|
2023-10-11 00:12:33 +02:00 |
|
Dario Nieuwenhuis
|
6186fe0807
|
stm32/rcc: use PLL enums from PAC.
|
2023-10-09 02:48:22 +02:00 |
|
Matt Ickstadt
|
f01609036f
|
h7: implement RTC and LSE clock configuration
|
2023-10-06 13:28:30 -05:00 |
|
Dario Nieuwenhuis
|
e03239e88d
|
stm32: centralize enabling pwr, syscfg, flash.
|
2023-09-25 01:07:55 +02:00 |
|
Dario Nieuwenhuis
|
83b4c01273
|
stm32/rcc: unify h5 and h7.
|
2023-09-21 23:47:56 +02:00 |
|