bors[bot] 01e5376b25
Merge #456
456: Fix L4 clock setup for MSI and PLL to allow RNG operation r=Dirbaio a=lulf

Example is tested on STM32L475VG.

Co-authored-by: Ulf Lilleengen <lulf@redhat.com>
2021-10-26 11:59:14 +00:00
..
2021-10-22 02:14:33 +02:00
2021-09-11 01:35:23 +02:00
2021-10-18 01:37:35 +02:00
2021-09-11 01:35:23 +02:00
2021-09-11 01:35:23 +02:00
2021-09-11 01:35:23 +02:00
2021-09-21 14:50:23 +02:00
2021-10-26 11:59:14 +00:00
2021-09-11 01:35:23 +02:00
2021-09-13 17:05:17 +02:00