bors[bot] 6d0e6d563d
Merge #714
714: add more clock options for l4 and l5 r=Dirbaio a=ant32

- added an assert so it panics if pll48div is not 48Mhz
- added MSI as a clock source for PLL
- removed hsi48 option for MCUs mentioned in l4 rcc presentation
- copied some code from l4 to l5, but don't have a way of testing it.

Co-authored-by: Philip A Reimer <antreimer@gmail.com>
2022-04-12 21:42:36 +00:00
..
2022-04-12 22:25:00 +02:00
2022-03-05 09:46:06 +01:00
2022-02-10 16:06:42 +01:00
2022-04-12 12:49:06 +02:00
2022-03-16 19:41:34 +02:00
2022-03-18 00:46:46 +02:00
2022-04-12 21:42:36 +00:00
2022-03-17 01:12:29 +02:00
2022-03-16 18:52:27 +02:00
2022-02-10 02:38:10 +01:00
2022-03-18 00:46:46 +02:00
2022-04-08 03:43:58 +02:00
2022-03-19 14:06:11 -04:00
2022-04-07 12:57:02 +02:00
2022-03-30 00:27:33 +03:00
2021-05-21 20:13:39 -03:00