bors[bot] 1567e724f9
Merge #1218 #1219
1218: Lora: sx126x: Change timing window to match values found experimentally. r=Dirbaio a=CBJamo

As mentioned in #1188.

1219: stm32/sdmmc: Fix SDIOv1 writes r=Dirbaio a=chemicstry

This fixes writes on sdmmc v1 (SDIO). I'm pretty sure I tested writes in #669, but maybe I was just lucky or I just forgot.

There were two problems:
- Writes require DMA FIFO mode, otherwise SDIO FIFO is under/overrun depending on sdio/pclk2 clock ratio.
- Hardware flow control is broken for sdmmc v1 (I checked F1 and F4 erratas). This causes clock glitches above 12 MHz and results in write CRC errors.

Co-authored-by: Caleb Jamison <caleb@cbjamo.com>
Co-authored-by: chemicstry <chemicstry@gmail.com>
2023-02-19 23:01:44 +00:00
..
2023-02-10 23:35:44 +01:00
2023-02-15 14:10:07 +01:00
2023-02-10 23:00:16 +01:00
2023-01-17 21:28:16 +01:00
2022-12-21 11:56:30 +05:30
2022-11-29 21:15:24 +01:00
2023-02-18 01:37:06 +02:00
2022-11-29 21:15:24 +01:00
2022-11-29 21:15:24 +01:00
2023-02-10 23:35:44 +01:00
2022-11-29 21:15:24 +01:00
2022-11-29 21:15:24 +01:00
2022-12-04 09:38:57 +01:00