embassy/embassy-stm32/src/adc/v3.rs

237 lines
6.5 KiB
Rust
Raw Normal View History

use embassy_hal_common::into_ref;
use embedded_hal_02::blocking::delay::DelayUs;
2021-06-10 21:33:43 +02:00
use crate::adc::{Adc, AdcPin, Instance, Resolution, SampleTime};
use crate::Peripheral;
2022-06-12 22:15:44 +02:00
2022-07-27 00:17:26 +02:00
/// Default VREF voltage used for sample conversion to millivolts.
pub const VREF_DEFAULT_MV: u32 = 3300;
/// VREF voltage used for factory calibration of VREFINTCAL register.
pub const VREF_CALIB_MV: u32 = 3000;
2021-06-10 21:33:43 +02:00
/// Sadly we cannot use `RccPeripheral::enable` since devices are quite inconsistent ADC clock
/// configuration.
2022-03-18 00:11:57 +01:00
fn enable() {
critical_section::with(|_| unsafe {
#[cfg(stm32h7)]
crate::pac::RCC.apb2enr().modify(|w| w.set_adcen(true));
#[cfg(stm32g0)]
crate::pac::RCC.apbenr2().modify(|w| w.set_adcen(true));
2022-04-08 02:57:48 +02:00
#[cfg(any(stm32l4, stm32l5, stm32wb))]
2022-03-18 00:11:57 +01:00
crate::pac::RCC.ahb2enr().modify(|w| w.set_adcen(true));
});
}
2022-07-27 00:17:26 +02:00
pub struct VrefInt;
impl<T: Instance> AdcPin<T> for VrefInt {}
impl<T: Instance> super::sealed::AdcPin<T> for VrefInt {
2021-06-10 21:33:43 +02:00
fn channel(&self) -> u8 {
2022-02-24 05:59:42 +01:00
#[cfg(not(stm32g0))]
2021-08-30 21:34:37 +02:00
let val = 0;
2022-02-24 05:59:42 +01:00
#[cfg(stm32g0)]
2021-08-30 21:34:37 +02:00
let val = 13;
val
2021-06-10 21:33:43 +02:00
}
}
pub struct Temperature;
impl<T: Instance> AdcPin<T> for Temperature {}
impl<T: Instance> super::sealed::AdcPin<T> for Temperature {
fn channel(&self) -> u8 {
2022-02-24 05:59:42 +01:00
#[cfg(not(stm32g0))]
2021-08-30 21:34:37 +02:00
let val = 17;
2022-02-24 05:59:42 +01:00
#[cfg(stm32g0)]
2021-08-30 21:34:37 +02:00
let val = 12;
val
2021-06-10 21:33:43 +02:00
}
}
pub struct Vbat;
impl<T: Instance> AdcPin<T> for Vbat {}
impl<T: Instance> super::sealed::AdcPin<T> for Vbat {
fn channel(&self) -> u8 {
2022-02-24 05:59:42 +01:00
#[cfg(not(stm32g0))]
2021-08-30 21:34:37 +02:00
let val = 18;
2022-02-24 05:59:42 +01:00
#[cfg(stm32g0)]
2021-08-30 21:34:37 +02:00
let val = 14;
val
2021-06-10 21:33:43 +02:00
}
}
impl<'d, T: Instance> Adc<'d, T> {
2022-10-27 01:36:04 +02:00
pub fn new(adc: impl Peripheral<P = T> + 'd, delay: &mut impl DelayUs<u32>) -> Self {
into_ref!(adc);
2022-03-18 00:11:57 +01:00
enable();
2021-06-10 21:33:43 +02:00
unsafe {
T::regs().cr().modify(|reg| {
2021-08-30 21:34:37 +02:00
#[cfg(not(adc_g0))]
2021-06-10 21:33:43 +02:00
reg.set_deeppwd(false);
reg.set_advregen(true);
});
2021-08-30 21:34:37 +02:00
#[cfg(adc_g0)]
T::regs().cfgr1().modify(|reg| {
reg.set_chselrmod(true);
});
2021-06-10 21:33:43 +02:00
}
delay.delay_us(20);
unsafe {
2021-08-30 21:34:37 +02:00
T::regs().cr().modify(|reg| {
reg.set_adcal(true);
});
2021-06-10 21:33:43 +02:00
while T::regs().cr().read().adcal() {
// spin
}
}
delay.delay_us(1);
2021-07-05 03:09:42 +02:00
Self {
2022-10-27 01:36:04 +02:00
adc,
2021-07-05 03:09:42 +02:00
sample_time: Default::default(),
}
2021-06-10 21:33:43 +02:00
}
2022-07-27 00:17:26 +02:00
pub fn enable_vrefint(&self, delay: &mut impl DelayUs<u32>) -> VrefInt {
2021-06-10 21:33:43 +02:00
unsafe {
T::common_regs().ccr().modify(|reg| {
reg.set_vrefen(true);
});
}
// "Table 24. Embedded internal voltage reference" states that it takes a maximum of 12 us
// to stabilize the internal voltage reference, we wait a little more.
// TODO: delay 15us
//cortex_m::asm::delay(20_000_000);
delay.delay_us(15);
2022-07-27 00:17:26 +02:00
VrefInt {}
2021-06-10 21:33:43 +02:00
}
pub fn enable_temperature(&self) -> Temperature {
unsafe {
T::common_regs().ccr().modify(|reg| {
reg.set_ch17sel(true);
});
}
Temperature {}
}
pub fn enable_vbat(&self) -> Vbat {
unsafe {
T::common_regs().ccr().modify(|reg| {
reg.set_ch18sel(true);
});
}
Vbat {}
}
pub fn set_sample_time(&mut self, sample_time: SampleTime) {
self.sample_time = sample_time;
}
pub fn set_resolution(&mut self, resolution: Resolution) {
2022-10-26 23:45:12 +02:00
unsafe {
#[cfg(not(stm32g0))]
T::regs().cfgr().modify(|reg| reg.set_res(resolution.into()));
#[cfg(stm32g0)]
T::regs().cfgr1().modify(|reg| reg.set_res(resolution.into()));
}
2021-06-10 21:33:43 +02:00
}
/*
/// Convert a raw sample from the `Temperature` to deg C
pub fn to_degrees_centigrade(sample: u16) -> f32 {
(130.0 - 30.0) / (VtempCal130::get().read() as f32 - VtempCal30::get().read() as f32)
* (sample as f32 - VtempCal30::get().read() as f32)
+ 30.0
}
*/
/// Perform a single conversion.
fn convert(&mut self) -> u16 {
unsafe {
T::regs().isr().modify(|reg| {
reg.set_eos(true);
reg.set_eoc(true);
});
// Start conversion
T::regs().cr().modify(|reg| {
reg.set_adstart(true);
});
while !T::regs().isr().read().eos() {
// spin
}
T::regs().dr().read().0 as u16
}
}
2021-06-10 21:33:43 +02:00
pub fn read(&mut self, pin: &mut impl AdcPin<T>) -> u16 {
unsafe {
// Make sure bits are off
while T::regs().cr().read().addis() {
// spin
}
// Enable ADC
T::regs().isr().modify(|reg| {
reg.set_adrdy(true);
});
T::regs().cr().modify(|reg| {
reg.set_aden(true);
});
while !T::regs().isr().read().adrdy() {
// spin
}
// Configure channel
Self::set_channel_sample_time(pin.channel(), self.sample_time);
// Select channel
2022-02-24 05:59:42 +01:00
#[cfg(not(stm32g0))]
2021-06-10 21:33:43 +02:00
T::regs().sqr1().write(|reg| reg.set_sq(0, pin.channel()));
2022-02-24 05:59:42 +01:00
#[cfg(stm32g0)]
2022-06-12 22:15:44 +02:00
T::regs().chselr().write(|reg| reg.set_chsel(pin.channel() as u32));
2021-06-10 21:33:43 +02:00
// Some models are affected by an erratum:
// If we perform conversions slower than 1 kHz, the first read ADC value can be
// corrupted, so we discard it and measure again.
//
// STM32L471xx: Section 2.7.3
// STM32G4: Section 2.7.3
#[cfg(any(rcc_l4, rcc_g4))]
let _ = self.convert();
2021-06-10 21:33:43 +02:00
let val = self.convert();
2021-06-10 21:33:43 +02:00
T::regs().cr().modify(|reg| reg.set_addis(true));
val
}
}
2022-02-24 05:59:42 +01:00
#[cfg(stm32g0)]
2021-08-30 21:34:37 +02:00
unsafe fn set_channel_sample_time(_ch: u8, sample_time: SampleTime) {
T::regs().smpr().modify(|reg| reg.set_smp1(sample_time.into()));
2021-08-30 21:34:37 +02:00
}
2022-02-24 05:59:42 +01:00
#[cfg(not(stm32g0))]
2021-06-10 21:33:43 +02:00
unsafe fn set_channel_sample_time(ch: u8, sample_time: SampleTime) {
let sample_time = sample_time.into();
2021-07-03 14:05:12 +02:00
if ch <= 9 {
T::regs().smpr1().modify(|reg| reg.set_smp(ch as _, sample_time));
2021-06-10 21:33:43 +02:00
} else {
T::regs().smpr2().modify(|reg| reg.set_smp((ch - 10) as _, sample_time));
2021-06-10 21:33:43 +02:00
}
}
}