embassy/embassy-embedded-hal/src/shared_bus/asynch/spi.rs

164 lines
5.8 KiB
Rust
Raw Normal View History

//! Asynchronous shared SPI bus
//!
//! # Example (nrf52)
//!
//! ```rust
2022-07-18 20:01:39 +02:00
//! use embassy_embedded_hal::shared_bus::spi::SpiDevice;
//! use embassy_sync::mutex::Mutex;
//! use embassy_sync::blocking_mutex::raw::ThreadModeRawMutex;
//!
2022-08-22 15:51:44 +02:00
//! static SPI_BUS: StaticCell<Mutex<ThreadModeRawMutex, spim::Spim<SPI3>>> = StaticCell::new();
//! let mut config = spim::Config::default();
//! config.frequency = spim::Frequency::M32;
//! let irq = interrupt::take!(SPIM3);
//! let spi = spim::Spim::new_txonly(p.SPI3, irq, p.P0_15, p.P0_18, config);
//! let spi_bus = Mutex::<ThreadModeRawMutex, _>::new(spi);
2022-08-22 15:51:44 +02:00
//! let spi_bus = SPI_BUS.init(spi_bus);
//!
//! // Device 1, using embedded-hal-async compatible driver for ST7735 LCD display
//! let cs_pin1 = Output::new(p.P0_24, Level::Low, OutputDrive::Standard);
2022-07-18 20:01:39 +02:00
//! let spi_dev1 = SpiDevice::new(spi_bus, cs_pin1);
//! let display1 = ST7735::new(spi_dev1, dc1, rst1, Default::default(), 160, 128);
//!
//! // Device 2
//! let cs_pin2 = Output::new(p.P0_24, Level::Low, OutputDrive::Standard);
2022-07-18 20:01:39 +02:00
//! let spi_dev2 = SpiDevice::new(spi_bus, cs_pin2);
//! let display2 = ST7735::new(spi_dev2, dc2, rst2, Default::default(), 160, 128);
//! ```
2022-06-12 22:15:44 +02:00
use embassy_sync::blocking_mutex::raw::RawMutex;
use embassy_sync::mutex::Mutex;
use embedded_hal_1::digital::OutputPin;
2023-04-06 22:25:24 +02:00
use embedded_hal_1::spi::Operation;
use embedded_hal_async::spi;
2022-07-18 20:01:39 +02:00
use crate::shared_bus::SpiDeviceError;
2022-07-08 15:47:47 +02:00
use crate::SetConfig;
2022-07-19 07:57:39 +02:00
/// SPI device on a shared bus.
2022-07-18 20:01:39 +02:00
pub struct SpiDevice<'a, M: RawMutex, BUS, CS> {
bus: &'a Mutex<M, BUS>,
cs: CS,
}
2022-07-18 20:01:39 +02:00
impl<'a, M: RawMutex, BUS, CS> SpiDevice<'a, M, BUS, CS> {
2022-07-19 07:57:39 +02:00
/// Create a new `SpiDevice`.
pub fn new(bus: &'a Mutex<M, BUS>, cs: CS) -> Self {
Self { bus, cs }
}
}
2022-07-18 20:01:39 +02:00
impl<'a, M: RawMutex, BUS, CS> spi::ErrorType for SpiDevice<'a, M, BUS, CS>
where
BUS: spi::ErrorType,
CS: OutputPin,
{
2022-07-18 20:01:39 +02:00
type Error = SpiDeviceError<BUS::Error, CS::Error>;
}
2023-04-06 22:25:24 +02:00
impl<M, BUS, CS> spi::SpiDevice for SpiDevice<'_, M, BUS, CS>
where
M: RawMutex,
BUS: spi::SpiBus,
CS: OutputPin,
{
async fn transaction(&mut self, operations: &mut [spi::Operation<'_, u8>]) -> Result<(), Self::Error> {
let mut bus = self.bus.lock().await;
self.cs.set_low().map_err(SpiDeviceError::Cs)?;
let op_res: Result<(), BUS::Error> = try {
for op in operations {
match op {
Operation::Read(buf) => bus.read(buf).await?,
Operation::Write(buf) => bus.write(buf).await?,
Operation::Transfer(read, write) => bus.transfer(read, write).await?,
Operation::TransferInPlace(buf) => bus.transfer_in_place(buf).await?,
2023-07-04 19:53:06 +02:00
#[cfg(not(feature = "time"))]
Operation::DelayUs(_) => return Err(SpiDeviceError::DelayUsNotSupported),
#[cfg(feature = "time")]
Operation::DelayUs(us) => {
embassy_time::Timer::after(embassy_time::Duration::from_micros(*us as _)).await
}
2023-04-06 22:25:24 +02:00
}
}
};
// On failure, it's important to still flush and deassert CS.
let flush_res = bus.flush().await;
let cs_res = self.cs.set_high();
let op_res = op_res.map_err(SpiDeviceError::Spi)?;
flush_res.map_err(SpiDeviceError::Spi)?;
cs_res.map_err(SpiDeviceError::Cs)?;
Ok(op_res)
}
}
2022-07-08 15:47:47 +02:00
2022-07-19 07:57:39 +02:00
/// SPI device on a shared bus, with its own configuration.
///
/// This is like [`SpiDevice`], with an additional bus configuration that's applied
/// to the bus before each use using [`SetConfig`]. This allows different
/// devices on the same bus to use different communication settings.
2022-07-18 20:01:39 +02:00
pub struct SpiDeviceWithConfig<'a, M: RawMutex, BUS: SetConfig, CS> {
2022-07-08 15:47:47 +02:00
bus: &'a Mutex<M, BUS>,
cs: CS,
2022-07-09 00:00:55 +02:00
config: BUS::Config,
2022-07-08 15:47:47 +02:00
}
2022-07-18 20:01:39 +02:00
impl<'a, M: RawMutex, BUS: SetConfig, CS> SpiDeviceWithConfig<'a, M, BUS, CS> {
2022-07-19 07:57:39 +02:00
/// Create a new `SpiDeviceWithConfig`.
2022-07-09 00:00:55 +02:00
pub fn new(bus: &'a Mutex<M, BUS>, cs: CS, config: BUS::Config) -> Self {
2022-07-08 15:47:47 +02:00
Self { bus, cs, config }
}
}
2022-07-18 20:01:39 +02:00
impl<'a, M, BUS, CS> spi::ErrorType for SpiDeviceWithConfig<'a, M, BUS, CS>
2022-07-08 15:47:47 +02:00
where
2022-07-09 00:00:55 +02:00
BUS: spi::ErrorType + SetConfig,
2022-07-08 15:47:47 +02:00
CS: OutputPin,
2022-07-09 00:00:55 +02:00
M: RawMutex,
2022-07-08 15:47:47 +02:00
{
2022-07-18 20:01:39 +02:00
type Error = SpiDeviceError<BUS::Error, CS::Error>;
2022-07-08 15:47:47 +02:00
}
2023-04-06 22:25:24 +02:00
impl<M, BUS, CS> spi::SpiDevice for SpiDeviceWithConfig<'_, M, BUS, CS>
where
M: RawMutex,
BUS: spi::SpiBus + SetConfig,
CS: OutputPin,
{
async fn transaction(&mut self, operations: &mut [spi::Operation<'_, u8>]) -> Result<(), Self::Error> {
2022-11-21 23:31:31 +01:00
let mut bus = self.bus.lock().await;
bus.set_config(&self.config).map_err(|_| SpiDeviceError::Config)?;
2022-11-21 23:31:31 +01:00
self.cs.set_low().map_err(SpiDeviceError::Cs)?;
2022-07-08 15:47:47 +02:00
2023-04-06 22:25:24 +02:00
let op_res: Result<(), BUS::Error> = try {
for op in operations {
match op {
Operation::Read(buf) => bus.read(buf).await?,
Operation::Write(buf) => bus.write(buf).await?,
Operation::Transfer(read, write) => bus.transfer(read, write).await?,
Operation::TransferInPlace(buf) => bus.transfer_in_place(buf).await?,
2023-07-04 19:53:06 +02:00
#[cfg(not(feature = "time"))]
Operation::DelayUs(_) => return Err(SpiDeviceError::DelayUsNotSupported),
#[cfg(feature = "time")]
Operation::DelayUs(us) => {
embassy_time::Timer::after(embassy_time::Duration::from_micros(*us as _)).await
}
2023-04-06 22:25:24 +02:00
}
}
};
2022-07-08 15:47:47 +02:00
2022-11-21 23:31:31 +01:00
// On failure, it's important to still flush and deassert CS.
let flush_res = bus.flush().await;
let cs_res = self.cs.set_high();
2022-07-08 15:47:47 +02:00
2023-04-06 22:25:24 +02:00
let op_res = op_res.map_err(SpiDeviceError::Spi)?;
2022-11-21 23:31:31 +01:00
flush_res.map_err(SpiDeviceError::Spi)?;
cs_res.map_err(SpiDeviceError::Cs)?;
2022-07-08 15:47:47 +02:00
2023-04-06 22:25:24 +02:00
Ok(op_res)
2022-07-08 15:47:47 +02:00
}
}