embassy/examples/stm32l4/src/bin/spi.rs

33 lines
827 B
Rust
Raw Normal View History

2021-06-08 16:36:47 +02:00
#![no_std]
#![no_main]
#![feature(type_alias_impl_trait)]
use defmt::*;
2021-07-22 23:12:07 +02:00
use embassy_stm32::dma::NoDma;
2021-07-15 00:30:31 +02:00
use embassy_stm32::gpio::{Level, Output, Speed};
2021-06-08 16:36:47 +02:00
use embassy_stm32::spi::{Config, Spi};
2023-07-31 00:02:50 +02:00
use embassy_stm32::time::Hertz;
2022-06-12 22:15:44 +02:00
use {defmt_rtt as _, panic_probe as _};
2021-06-08 16:36:47 +02:00
#[cortex_m_rt::entry]
fn main() -> ! {
2021-07-24 13:57:11 +02:00
info!("Hello World!");
2021-06-08 16:36:47 +02:00
let p = embassy_stm32::init(Default::default());
2023-07-31 00:02:50 +02:00
let mut spi_config = Config::default();
spi_config.frequency = Hertz(1_000_000);
let mut spi = Spi::new(p.SPI3, p.PC10, p.PC12, p.PC11, NoDma, NoDma, spi_config);
2021-06-08 16:36:47 +02:00
2021-06-25 22:32:24 +02:00
let mut cs = Output::new(p.PE0, Level::High, Speed::VeryHigh);
2021-06-08 16:36:47 +02:00
loop {
2021-07-15 05:42:06 +02:00
let mut buf = [0x0Au8; 4];
cs.set_low();
unwrap!(spi.blocking_transfer_in_place(&mut buf));
cs.set_high();
2021-06-08 16:36:47 +02:00
info!("xfer {=[u8]:x}", buf);
}
}