2023-05-02 13:16:48 +02:00
|
|
|
use core::mem::MaybeUninit;
|
|
|
|
|
|
|
|
use bit_field::BitField;
|
2023-06-01 02:22:46 +02:00
|
|
|
use embassy_cortex_m::interrupt::Interrupt;
|
2023-06-08 17:26:47 +02:00
|
|
|
use embassy_futures::block_on;
|
2023-05-27 22:05:23 +02:00
|
|
|
use embassy_hal_common::{into_ref, Peripheral, PeripheralRef};
|
2023-05-15 11:25:02 +02:00
|
|
|
use embassy_sync::blocking_mutex::raw::CriticalSectionRawMutex;
|
|
|
|
use embassy_sync::channel::Channel;
|
2023-06-08 17:26:47 +02:00
|
|
|
use embassy_sync::signal::Signal;
|
2023-05-02 13:16:48 +02:00
|
|
|
|
|
|
|
use self::cmd::{AclDataPacket, CmdPacket};
|
2023-06-08 17:26:47 +02:00
|
|
|
use self::evt::{CcEvt, EvtBox};
|
|
|
|
use self::ipcc::{Config, Ipcc};
|
2023-05-02 13:16:48 +02:00
|
|
|
use self::unsafe_linked_list::LinkedListNode;
|
2023-05-25 00:29:56 +02:00
|
|
|
use crate::interrupt;
|
2023-05-27 22:05:23 +02:00
|
|
|
use crate::peripherals::IPCC;
|
2023-05-02 13:16:48 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
pub mod ble;
|
|
|
|
pub mod channels;
|
|
|
|
pub mod cmd;
|
|
|
|
pub mod consts;
|
|
|
|
pub mod evt;
|
|
|
|
pub mod hci;
|
|
|
|
pub mod ipcc;
|
|
|
|
pub mod mm;
|
|
|
|
pub mod shci;
|
|
|
|
pub mod sys;
|
|
|
|
pub mod unsafe_linked_list;
|
2023-05-02 13:16:48 +02:00
|
|
|
|
2023-05-25 00:29:56 +02:00
|
|
|
/// Interrupt handler.
|
|
|
|
pub struct ReceiveInterruptHandler {}
|
|
|
|
|
|
|
|
impl interrupt::Handler<interrupt::IPCC_C1_RX> for ReceiveInterruptHandler {
|
2023-05-26 10:56:55 +02:00
|
|
|
unsafe fn on_interrupt() {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("ipcc rx interrupt");
|
2023-05-27 22:05:23 +02:00
|
|
|
|
2023-05-26 10:56:55 +02:00
|
|
|
if Ipcc::is_rx_pending(channels::cpu2::IPCC_SYSTEM_EVENT_CHANNEL) {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("sys evt");
|
2023-05-26 10:56:55 +02:00
|
|
|
sys::Sys::evt_handler();
|
|
|
|
} else if Ipcc::is_rx_pending(channels::cpu2::IPCC_BLE_EVENT_CHANNEL) {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("ble evt");
|
2023-05-26 10:56:55 +02:00
|
|
|
ble::Ble::evt_handler();
|
|
|
|
} else {
|
|
|
|
todo!()
|
|
|
|
}
|
2023-06-08 17:26:47 +02:00
|
|
|
|
|
|
|
STATE.signal(());
|
2023-05-26 10:56:55 +02:00
|
|
|
}
|
2023-05-25 00:29:56 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
pub struct TransmitInterruptHandler {}
|
|
|
|
|
|
|
|
impl interrupt::Handler<interrupt::IPCC_C1_TX> for TransmitInterruptHandler {
|
2023-05-26 10:56:55 +02:00
|
|
|
unsafe fn on_interrupt() {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("ipcc tx interrupt");
|
2023-05-27 22:05:23 +02:00
|
|
|
|
2023-05-26 10:56:55 +02:00
|
|
|
if Ipcc::is_tx_pending(channels::cpu1::IPCC_SYSTEM_CMD_RSP_CHANNEL) {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("sys cmd rsp");
|
2023-05-26 10:56:55 +02:00
|
|
|
// TODO: handle this case
|
2023-06-08 17:26:47 +02:00
|
|
|
let cc = sys::Sys::cmd_evt_handler();
|
|
|
|
let a = unsafe { core::slice::from_raw_parts(&cc as *const _ as *const u8, core::mem::size_of::<CcEvt>()) };
|
|
|
|
debug!("{:#04x}", a);
|
|
|
|
|
|
|
|
LAST_CC_EVT.signal(cc);
|
2023-05-26 10:56:55 +02:00
|
|
|
} else if Ipcc::is_tx_pending(channels::cpu1::IPCC_MM_RELEASE_BUFFER_CHANNEL) {
|
2023-06-08 17:26:47 +02:00
|
|
|
debug!("mm");
|
|
|
|
mm::MemoryManager::free_buf_handler();
|
2023-05-26 10:56:55 +02:00
|
|
|
} else {
|
|
|
|
todo!()
|
|
|
|
}
|
2023-06-08 17:26:47 +02:00
|
|
|
|
|
|
|
STATE.signal(());
|
2023-05-26 10:56:55 +02:00
|
|
|
}
|
2023-05-25 00:29:56 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug, Copy, Clone)]
|
|
|
|
#[repr(C, packed)]
|
|
|
|
pub struct SafeBootInfoTable {
|
|
|
|
version: u32,
|
|
|
|
}
|
|
|
|
|
|
|
|
#[derive(Debug, Copy, Clone)]
|
|
|
|
#[repr(C, packed)]
|
|
|
|
pub struct RssInfoTable {
|
|
|
|
version: u32,
|
|
|
|
memory_size: u32,
|
|
|
|
rss_info: u32,
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Version
|
|
|
|
* [0:3] = Build - 0: Untracked - 15:Released - x: Tracked version
|
|
|
|
* [4:7] = branch - 0: Mass Market - x: ...
|
|
|
|
* [8:15] = Subversion
|
|
|
|
* [16:23] = Version minor
|
|
|
|
* [24:31] = Version major
|
|
|
|
*
|
|
|
|
* Memory Size
|
|
|
|
* [0:7] = Flash ( Number of 4k sector)
|
|
|
|
* [8:15] = Reserved ( Shall be set to 0 - may be used as flash extension )
|
|
|
|
* [16:23] = SRAM2b ( Number of 1k sector)
|
|
|
|
* [24:31] = SRAM2a ( Number of 1k sector)
|
|
|
|
*/
|
|
|
|
#[derive(Debug, Copy, Clone)]
|
2023-05-02 13:16:48 +02:00
|
|
|
#[repr(C, packed)]
|
|
|
|
pub struct WirelessFwInfoTable {
|
|
|
|
version: u32,
|
|
|
|
memory_size: u32,
|
2023-06-08 17:26:47 +02:00
|
|
|
thread_info: u32,
|
|
|
|
ble_info: u32,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
impl WirelessFwInfoTable {
|
|
|
|
pub fn version_major(&self) -> u8 {
|
|
|
|
let version = self.version;
|
|
|
|
(version.get_bits(24..31) & 0xff) as u8
|
|
|
|
}
|
|
|
|
|
|
|
|
pub fn version_minor(&self) -> u8 {
|
|
|
|
let version = self.version;
|
2023-06-08 17:26:47 +02:00
|
|
|
(version.clone().get_bits(16..23) & 0xff) as u8
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
pub fn subversion(&self) -> u8 {
|
|
|
|
let version = self.version;
|
2023-06-08 17:26:47 +02:00
|
|
|
(version.clone().get_bits(8..15) & 0xff) as u8
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// Size of FLASH, expressed in number of 4K sectors.
|
2023-05-02 13:16:48 +02:00
|
|
|
pub fn flash_size(&self) -> u8 {
|
|
|
|
let memory_size = self.memory_size;
|
2023-06-08 17:26:47 +02:00
|
|
|
(memory_size.clone().get_bits(0..7) & 0xff) as u8
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// Size of SRAM2a, expressed in number of 1K sectors.
|
2023-05-02 13:16:48 +02:00
|
|
|
pub fn sram2a_size(&self) -> u8 {
|
|
|
|
let memory_size = self.memory_size;
|
2023-06-08 17:26:47 +02:00
|
|
|
(memory_size.clone().get_bits(24..31) & 0xff) as u8
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// Size of SRAM2b, expressed in number of 1K sectors.
|
2023-05-02 13:16:48 +02:00
|
|
|
pub fn sram2b_size(&self) -> u8 {
|
|
|
|
let memory_size = self.memory_size;
|
2023-06-08 17:26:47 +02:00
|
|
|
(memory_size.clone().get_bits(16..23) & 0xff) as u8
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug, Clone)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
pub struct DeviceInfoTable {
|
|
|
|
pub safe_boot_info_table: SafeBootInfoTable,
|
2023-06-08 17:26:47 +02:00
|
|
|
pub rss_info_table: RssInfoTable,
|
2023-05-02 13:16:48 +02:00
|
|
|
pub wireless_fw_info_table: WirelessFwInfoTable,
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
struct BleTable {
|
2023-05-03 12:11:51 +02:00
|
|
|
pcmd_buffer: *mut CmdPacket,
|
2023-05-02 13:16:48 +02:00
|
|
|
pcs_buffer: *const u8,
|
|
|
|
pevt_queue: *const u8,
|
|
|
|
phci_acl_data_buffer: *mut AclDataPacket,
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
struct ThreadTable {
|
2023-06-08 17:26:47 +02:00
|
|
|
nostack_buffer: *const u8,
|
|
|
|
clicmdrsp_buffer: *const u8,
|
|
|
|
otcmdrsp_buffer: *const u8,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
// TODO: use later
|
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
|
|
|
pub struct LldTestsTable {
|
|
|
|
clicmdrsp_buffer: *const u8,
|
|
|
|
m0cmd_buffer: *const u8,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
// TODO: use later
|
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
|
|
|
pub struct BleLldTable {
|
|
|
|
cmdrsp_buffer: *const u8,
|
|
|
|
m0cmd_buffer: *const u8,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
// TODO: use later
|
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
|
|
|
pub struct ZigbeeTable {
|
2023-05-02 13:16:48 +02:00
|
|
|
notif_m0_to_m4_buffer: *const u8,
|
2023-06-08 17:26:47 +02:00
|
|
|
appli_cmd_m4_to_m0_bufer: *const u8,
|
2023-05-02 13:16:48 +02:00
|
|
|
request_m0_to_m4_buffer: *const u8,
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
|
|
|
struct SysTable {
|
|
|
|
pcmd_buffer: *mut CmdPacket,
|
|
|
|
sys_queue: *const LinkedListNode,
|
|
|
|
}
|
|
|
|
|
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
struct MemManagerTable {
|
|
|
|
spare_ble_buffer: *const u8,
|
|
|
|
spare_sys_buffer: *const u8,
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
blepool: *const u8,
|
|
|
|
blepoolsize: u32,
|
2023-05-02 13:16:48 +02:00
|
|
|
|
|
|
|
pevt_free_buffer_queue: *mut LinkedListNode,
|
|
|
|
|
|
|
|
traces_evt_pool: *const u8,
|
2023-06-08 17:26:47 +02:00
|
|
|
tracespoolsize: u32,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
struct TracesTable {
|
|
|
|
traces_queue: *const u8,
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[derive(Debug)]
|
|
|
|
#[repr(C, align(4))]
|
2023-05-02 13:16:48 +02:00
|
|
|
struct Mac802_15_4Table {
|
2023-06-08 17:26:47 +02:00
|
|
|
p_cmdrsp_buffer: *const u8,
|
|
|
|
p_notack_buffer: *const u8,
|
2023-05-02 13:16:48 +02:00
|
|
|
evt_queue: *const u8,
|
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// Reference table. Contains pointers to all other tables.
|
|
|
|
#[derive(Debug, Copy, Clone)]
|
|
|
|
#[repr(C)]
|
2023-05-02 13:16:48 +02:00
|
|
|
pub struct RefTable {
|
2023-06-08 17:26:47 +02:00
|
|
|
device_info_table: *const DeviceInfoTable,
|
2023-05-02 13:16:48 +02:00
|
|
|
ble_table: *const BleTable,
|
|
|
|
thread_table: *const ThreadTable,
|
|
|
|
sys_table: *const SysTable,
|
|
|
|
mem_manager_table: *const MemManagerTable,
|
|
|
|
traces_table: *const TracesTable,
|
|
|
|
mac_802_15_4_table: *const Mac802_15_4Table,
|
|
|
|
}
|
|
|
|
|
|
|
|
#[link_section = "TL_REF_TABLE"]
|
|
|
|
pub static mut TL_REF_TABLE: MaybeUninit<RefTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_DEVICE_INFO_TABLE: MaybeUninit<DeviceInfoTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_BLE_TABLE: MaybeUninit<BleTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_THREAD_TABLE: MaybeUninit<ThreadTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_SYS_TABLE: MaybeUninit<SysTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_MEM_MANAGER_TABLE: MaybeUninit<MemManagerTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_TRACES_TABLE: MaybeUninit<TracesTable> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM1"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut TL_MAC_802_15_4_TABLE: MaybeUninit<Mac802_15_4Table> = MaybeUninit::uninit();
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
|
|
|
static mut FREE_BUF_QUEUE: MaybeUninit<LinkedListNode> = MaybeUninit::uninit();
|
|
|
|
|
|
|
|
// Not in shared RAM
|
|
|
|
static mut LOCAL_FREE_BUF_QUEUE: MaybeUninit<LinkedListNode> = MaybeUninit::uninit();
|
2023-05-12 11:26:46 +02:00
|
|
|
|
2023-05-26 12:26:58 +02:00
|
|
|
#[allow(dead_code)] // Not used currently but reserved
|
2023-06-08 17:26:47 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
|
|
|
static mut TRACES_EVT_QUEUE: MaybeUninit<LinkedListNode> = MaybeUninit::uninit();
|
2023-05-02 13:16:48 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
type PacketHeader = LinkedListNode;
|
|
|
|
|
|
|
|
const TL_PACKET_HEADER_SIZE: usize = core::mem::size_of::<PacketHeader>();
|
|
|
|
const TL_EVT_HEADER_SIZE: usize = 3;
|
|
|
|
const TL_CS_EVT_SIZE: usize = core::mem::size_of::<evt::CsEvt>();
|
2023-05-26 12:26:58 +02:00
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut CS_BUFFER: MaybeUninit<[u8; TL_PACKET_HEADER_SIZE + TL_EVT_HEADER_SIZE + TL_CS_EVT_SIZE]> =
|
|
|
|
MaybeUninit::uninit();
|
|
|
|
|
2023-05-26 12:26:58 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut EVT_QUEUE: MaybeUninit<LinkedListNode> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-15 11:25:02 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut SYSTEM_EVT_QUEUE: MaybeUninit<LinkedListNode> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-25 17:39:43 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-06-08 17:26:47 +02:00
|
|
|
pub static mut SYS_CMD_BUF: MaybeUninit<CmdPacket> = MaybeUninit::uninit();
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Queue length of BLE Event
|
|
|
|
* This parameter defines the number of asynchronous events that can be stored in the HCI layer before
|
|
|
|
* being reported to the application. When a command is sent to the BLE core coprocessor, the HCI layer
|
|
|
|
* is waiting for the event with the Num_HCI_Command_Packets set to 1. The receive queue shall be large
|
|
|
|
* enough to store all asynchronous events received in between.
|
|
|
|
* When CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE is set to 27, this allow to store three 255 bytes long asynchronous events
|
|
|
|
* between the HCI command and its event.
|
|
|
|
* This parameter depends on the value given to CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE. When the queue size is to small,
|
|
|
|
* the system may hang if the queue is full with asynchronous events and the HCI layer is still waiting
|
|
|
|
* for a CC/CS event, In that case, the notification TL_BLE_HCI_ToNot() is called to indicate
|
|
|
|
* to the application a HCI command did not receive its command event within 30s (Default HCI Timeout).
|
|
|
|
*/
|
|
|
|
const CFG_TLBLE_EVT_QUEUE_LENGTH: usize = 5;
|
|
|
|
const CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE: usize = 255;
|
|
|
|
const TL_BLE_EVENT_FRAME_SIZE: usize = TL_EVT_HEADER_SIZE + CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE;
|
|
|
|
|
|
|
|
const fn divc(x: usize, y: usize) -> usize {
|
|
|
|
((x) + (y) - 1) / (y)
|
|
|
|
}
|
|
|
|
|
|
|
|
const POOL_SIZE: usize = CFG_TLBLE_EVT_QUEUE_LENGTH * 4 * divc(TL_PACKET_HEADER_SIZE + TL_BLE_EVENT_FRAME_SIZE, 4);
|
2023-05-25 17:39:43 +02:00
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-26 12:26:58 +02:00
|
|
|
static mut EVT_POOL: MaybeUninit<[u8; POOL_SIZE]> = MaybeUninit::uninit();
|
2023-05-25 17:39:43 +02:00
|
|
|
|
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-26 12:26:58 +02:00
|
|
|
static mut SYS_SPARE_EVT_BUF: MaybeUninit<[u8; TL_PACKET_HEADER_SIZE + TL_EVT_HEADER_SIZE + 255]> =
|
2023-05-02 13:16:48 +02:00
|
|
|
MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-25 17:39:43 +02:00
|
|
|
static mut BLE_SPARE_EVT_BUF: MaybeUninit<[u8; TL_PACKET_HEADER_SIZE + TL_EVT_HEADER_SIZE + 255]> =
|
|
|
|
MaybeUninit::uninit();
|
|
|
|
|
2023-05-26 12:26:58 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut BLE_CMD_BUFFER: MaybeUninit<CmdPacket> = MaybeUninit::uninit();
|
|
|
|
|
2023-05-04 12:02:17 +02:00
|
|
|
#[link_section = "MB_MEM2"]
|
2023-06-08 17:26:47 +02:00
|
|
|
// fuck these "magic" numbers from ST ---v---v
|
2023-05-02 13:16:48 +02:00
|
|
|
static mut HCI_ACL_DATA_BUFFER: MaybeUninit<[u8; TL_PACKET_HEADER_SIZE + 5 + 251]> = MaybeUninit::uninit();
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
static HEAPLESS_EVT_QUEUE: Channel<CriticalSectionRawMutex, EvtBox, 32> = Channel::new();
|
|
|
|
|
|
|
|
static STATE: Signal<CriticalSectionRawMutex, ()> = Signal::new();
|
|
|
|
|
|
|
|
/// current event that is produced during IPCC IRQ handler execution
|
|
|
|
/// on SYS channel
|
|
|
|
/// last received Command Complete event
|
|
|
|
static LAST_CC_EVT: Signal<CriticalSectionRawMutex, CcEvt> = Signal::new();
|
2023-05-15 11:25:02 +02:00
|
|
|
|
2023-05-27 22:05:23 +02:00
|
|
|
pub struct TlMbox<'d> {
|
2023-06-08 17:26:47 +02:00
|
|
|
sys: sys::Sys,
|
|
|
|
ble: ble::Ble,
|
|
|
|
_mm: mm::MemoryManager,
|
|
|
|
|
2023-05-27 22:05:23 +02:00
|
|
|
_ipcc: PeripheralRef<'d, IPCC>,
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-05-27 22:05:23 +02:00
|
|
|
impl<'d> TlMbox<'d> {
|
|
|
|
pub fn new(
|
|
|
|
ipcc: impl Peripheral<P = IPCC> + 'd,
|
2023-05-25 00:29:56 +02:00
|
|
|
_irqs: impl interrupt::Binding<interrupt::IPCC_C1_RX, ReceiveInterruptHandler>
|
|
|
|
+ interrupt::Binding<interrupt::IPCC_C1_TX, TransmitInterruptHandler>,
|
2023-05-26 10:56:55 +02:00
|
|
|
config: Config,
|
2023-05-27 22:05:23 +02:00
|
|
|
) -> Self {
|
|
|
|
into_ref!(ipcc);
|
|
|
|
|
2023-05-02 13:16:48 +02:00
|
|
|
unsafe {
|
2023-05-27 22:05:23 +02:00
|
|
|
TL_REF_TABLE.as_mut_ptr().write_volatile(RefTable {
|
2023-06-08 17:26:47 +02:00
|
|
|
device_info_table: TL_DEVICE_INFO_TABLE.as_mut_ptr(),
|
2023-05-02 13:16:48 +02:00
|
|
|
ble_table: TL_BLE_TABLE.as_ptr(),
|
|
|
|
thread_table: TL_THREAD_TABLE.as_ptr(),
|
|
|
|
sys_table: TL_SYS_TABLE.as_ptr(),
|
|
|
|
mem_manager_table: TL_MEM_MANAGER_TABLE.as_ptr(),
|
|
|
|
traces_table: TL_TRACES_TABLE.as_ptr(),
|
|
|
|
mac_802_15_4_table: TL_MAC_802_15_4_TABLE.as_ptr(),
|
|
|
|
});
|
|
|
|
|
|
|
|
TL_SYS_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_DEVICE_INFO_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_BLE_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_THREAD_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_MEM_MANAGER_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_TRACES_TABLE = MaybeUninit::zeroed();
|
|
|
|
TL_MAC_802_15_4_TABLE = MaybeUninit::zeroed();
|
|
|
|
|
|
|
|
EVT_POOL = MaybeUninit::zeroed();
|
|
|
|
SYS_SPARE_EVT_BUF = MaybeUninit::zeroed();
|
|
|
|
BLE_SPARE_EVT_BUF = MaybeUninit::zeroed();
|
|
|
|
|
|
|
|
CS_BUFFER = MaybeUninit::zeroed();
|
|
|
|
BLE_CMD_BUFFER = MaybeUninit::zeroed();
|
|
|
|
HCI_ACL_DATA_BUFFER = MaybeUninit::zeroed();
|
|
|
|
}
|
|
|
|
|
2023-05-27 22:05:23 +02:00
|
|
|
Ipcc::enable(config);
|
2023-05-02 13:16:48 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
let sys = sys::Sys::new();
|
|
|
|
let ble = ble::Ble::new();
|
|
|
|
let mm = mm::MemoryManager::new();
|
2023-05-02 13:16:48 +02:00
|
|
|
|
2023-05-26 10:56:55 +02:00
|
|
|
// enable interrupts
|
2023-06-01 02:22:46 +02:00
|
|
|
crate::interrupt::IPCC_C1_RX::unpend();
|
|
|
|
crate::interrupt::IPCC_C1_TX::unpend();
|
2023-05-26 10:56:55 +02:00
|
|
|
|
2023-06-01 02:22:46 +02:00
|
|
|
unsafe { crate::interrupt::IPCC_C1_RX::enable() };
|
|
|
|
unsafe { crate::interrupt::IPCC_C1_TX::enable() };
|
2023-05-15 11:25:02 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
Self {
|
|
|
|
sys,
|
|
|
|
ble,
|
|
|
|
_mm: mm,
|
|
|
|
_ipcc: ipcc,
|
|
|
|
}
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// Returns CPU2 wireless firmware information (if present).
|
2023-05-02 13:16:48 +02:00
|
|
|
pub fn wireless_fw_info(&self) -> Option<WirelessFwInfoTable> {
|
|
|
|
let info = unsafe { &(*(*TL_REF_TABLE.as_ptr()).device_info_table).wireless_fw_info_table };
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
// Zero version indicates that CPU2 wasn't active and didn't fill the information table
|
2023-05-02 13:16:48 +02:00
|
|
|
if info.version != 0 {
|
|
|
|
Some(*info)
|
|
|
|
} else {
|
|
|
|
None
|
|
|
|
}
|
|
|
|
}
|
2023-05-15 11:25:02 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// picks single [`EvtBox`] from internal event queue.
|
|
|
|
///
|
|
|
|
/// Internal event queu is populated in IPCC_RX_IRQ handler
|
|
|
|
pub fn dequeue_event(&mut self) -> Option<EvtBox> {
|
|
|
|
HEAPLESS_EVT_QUEUE.try_recv().ok()
|
2023-05-15 11:25:02 +02:00
|
|
|
}
|
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
/// retrieves last Command Complete event and removes it from mailbox
|
|
|
|
pub fn pop_last_cc_evt(&mut self) -> Option<CcEvt> {
|
|
|
|
if LAST_CC_EVT.signaled() {
|
|
|
|
let cc = Some(block_on(LAST_CC_EVT.wait()));
|
|
|
|
LAST_CC_EVT.reset();
|
2023-05-15 11:25:02 +02:00
|
|
|
|
2023-06-08 17:26:47 +02:00
|
|
|
cc
|
|
|
|
} else {
|
|
|
|
None
|
|
|
|
}
|
2023-05-15 11:25:02 +02:00
|
|
|
}
|
2023-05-02 13:16:48 +02:00
|
|
|
}
|