embassy/embassy-stm32/src/rcc/mod.rs

244 lines
6.2 KiB
Rust
Raw Normal View History

#![macro_use]
2021-05-27 09:50:11 +02:00
use core::mem::MaybeUninit;
2021-06-14 10:48:14 +02:00
2022-06-12 22:15:44 +02:00
use crate::time::Hertz;
mod bd;
2023-09-19 04:22:57 +02:00
mod mco;
pub use bd::*;
2023-09-19 04:22:57 +02:00
pub use mco::*;
2022-02-14 02:12:06 +01:00
#[cfg_attr(rcc_f0, path = "f0.rs")]
2022-06-26 23:52:38 +02:00
#[cfg_attr(any(rcc_f1, rcc_f100, rcc_f1cl), path = "f1.rs")]
#[cfg_attr(rcc_f2, path = "f2.rs")]
#[cfg_attr(any(rcc_f3, rcc_f3_v2), path = "f3.rs")]
#[cfg_attr(any(rcc_f4, rcc_f410), path = "f4.rs")]
#[cfg_attr(rcc_f7, path = "f7.rs")]
2023-01-17 18:54:23 +01:00
#[cfg_attr(rcc_c0, path = "c0.rs")]
#[cfg_attr(rcc_g0, path = "g0.rs")]
#[cfg_attr(rcc_g4, path = "g4.rs")]
#[cfg_attr(any(rcc_h5, rcc_h50, rcc_h7, rcc_h7rm0433, rcc_h7ab), path = "h.rs")]
2023-10-11 01:08:01 +02:00
#[cfg_attr(any(rcc_l0, rcc_l0_v2, rcc_l1), path = "l0l1.rs")]
2023-10-16 03:47:54 +02:00
#[cfg_attr(any(rcc_l4, rcc_l4plus, rcc_l5), path = "l4l5.rs")]
#[cfg_attr(rcc_u5, path = "u5.rs")]
#[cfg_attr(rcc_wb, path = "wb.rs")]
2023-09-16 03:44:01 +02:00
#[cfg_attr(rcc_wba, path = "wba.rs")]
2022-04-08 03:40:51 +02:00
#[cfg_attr(any(rcc_wl5, rcc_wle), path = "wl.rs")]
mod _version;
2023-08-24 03:18:34 +02:00
#[cfg(feature = "low-power")]
2023-10-12 01:16:42 +02:00
use core::sync::atomic::{AtomicU32, Ordering};
pub use _version::*;
2023-09-18 01:41:45 +02:00
// Model Clock Configuration
//
// pub struct Clocks {
// hse: Option<Hertz>,
// hsi: bool,
// lse: Option<Hertz>,
// lsi: bool,
// rtc: RtcSource,
// }
2023-01-20 16:31:04 +01:00
#[derive(Clone, Copy, Debug)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
2021-06-14 10:48:14 +02:00
pub struct Clocks {
pub sys: Hertz,
2021-07-30 22:48:13 +02:00
2022-02-14 02:12:06 +01:00
// APB
2023-10-16 02:51:35 +02:00
pub pclk1: Hertz,
pub pclk1_tim: Hertz,
2023-01-17 18:54:23 +01:00
#[cfg(not(any(rcc_c0, rcc_g0)))]
2023-10-16 02:51:35 +02:00
pub pclk2: Hertz,
2023-01-17 18:54:23 +01:00
#[cfg(not(any(rcc_c0, rcc_g0)))]
2023-10-16 02:51:35 +02:00
pub pclk2_tim: Hertz,
#[cfg(any(rcc_wl5, rcc_wle, rcc_h5, rcc_h50, rcc_h7, rcc_h7rm0433, rcc_h7ab, rcc_u5))]
2023-10-16 02:51:35 +02:00
pub pclk3: Hertz,
2023-10-14 19:51:45 +02:00
#[cfg(any(rcc_h7, rcc_h7rm0433, rcc_h7ab, stm32h5))]
2023-10-16 02:51:35 +02:00
pub pclk4: Hertz,
2023-09-16 03:44:01 +02:00
#[cfg(any(rcc_wba))]
2023-10-16 02:51:35 +02:00
pub pclk7: Hertz,
2021-06-23 01:07:48 +02:00
2022-02-14 02:12:06 +01:00
// AHB
2023-10-16 02:51:35 +02:00
pub hclk1: Hertz,
2022-01-24 00:50:35 +01:00
#[cfg(any(
rcc_l4,
rcc_l4plus,
rcc_l5,
rcc_f2,
rcc_f4,
rcc_f410,
rcc_f7,
rcc_h5,
rcc_h50,
rcc_h7,
rcc_h7rm0433,
rcc_h7ab,
rcc_g4,
rcc_u5,
rcc_wb,
rcc_wba,
rcc_wl5,
rcc_wle
2022-01-24 00:50:35 +01:00
))]
2023-10-16 02:51:35 +02:00
pub hclk2: Hertz,
2022-02-24 05:59:42 +01:00
#[cfg(any(
rcc_l4,
rcc_l4plus,
rcc_l5,
rcc_f2,
rcc_f4,
rcc_f410,
rcc_f7,
rcc_h5,
rcc_h50,
rcc_h7,
rcc_h7rm0433,
rcc_h7ab,
rcc_u5,
rcc_wb,
rcc_wl5,
2023-04-06 18:53:51 +02:00
rcc_wle
2022-02-24 05:59:42 +01:00
))]
2023-10-16 02:51:35 +02:00
pub hclk3: Hertz,
#[cfg(any(rcc_h5, rcc_h50, rcc_h7, rcc_h7rm0433, rcc_h7ab, rcc_wba))]
2023-10-16 02:51:35 +02:00
pub hclk4: Hertz,
2021-07-09 15:33:17 +02:00
2023-04-15 04:28:27 +02:00
#[cfg(all(rcc_f4, not(stm32f410)))]
2023-10-15 22:10:42 +02:00
pub plli2s1_q: Option<Hertz>,
#[cfg(all(rcc_f4, not(stm32f410)))]
pub plli2s1_r: Option<Hertz>,
2023-04-15 04:28:27 +02:00
#[cfg(any(stm32f427, stm32f429, stm32f437, stm32f439, stm32f446, stm32f469, stm32f479))]
2023-10-15 22:10:42 +02:00
pub pllsai1_q: Option<Hertz>,
#[cfg(any(stm32f427, stm32f429, stm32f437, stm32f439, stm32f446, stm32f469, stm32f479))]
pub pllsai1_r: Option<Hertz>,
2023-04-15 04:28:27 +02:00
2023-10-15 06:33:57 +02:00
#[cfg(stm32g4)]
pub pll1_p: Option<Hertz>,
2023-10-15 22:10:42 +02:00
#[cfg(any(stm32h5, stm32h7, rcc_f2, rcc_f4, rcc_f410, rcc_f7))]
2023-10-15 06:33:57 +02:00
pub pll1_q: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
pub pll2_p: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
2023-10-15 22:10:42 +02:00
pub pll2_q: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
2023-10-15 06:33:57 +02:00
pub pll2_r: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
pub pll3_p: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
pub pll3_q: Option<Hertz>,
#[cfg(any(stm32h5, stm32h7))]
pub pll3_r: Option<Hertz>,
#[cfg(any(
rcc_f1,
rcc_f100,
rcc_f1cl,
rcc_h5,
rcc_h50,
rcc_h7,
rcc_h7rm0433,
rcc_h7ab,
rcc_f3,
rcc_g4
))]
2022-03-19 11:05:00 +01:00
pub adc: Option<Hertz>,
2023-08-06 18:11:53 +02:00
#[cfg(any(rcc_f3, rcc_g4))]
2023-09-05 23:46:57 +02:00
pub adc34: Option<Hertz>,
2023-08-21 04:31:47 +02:00
#[cfg(stm32f334)]
pub hrtim: Option<Hertz>,
2023-08-06 18:11:53 +02:00
pub rtc: Option<Hertz>,
2023-10-12 03:59:47 +02:00
2023-10-15 06:33:57 +02:00
#[cfg(any(stm32h5, stm32h7))]
2023-10-14 19:51:45 +02:00
pub hsi: Option<Hertz>,
2023-10-14 06:06:32 +02:00
#[cfg(stm32h5)]
2023-10-14 19:51:45 +02:00
pub hsi48: Option<Hertz>,
2023-10-14 06:06:32 +02:00
#[cfg(stm32h5)]
2023-10-14 19:51:45 +02:00
pub lsi: Option<Hertz>,
2023-10-15 06:33:57 +02:00
#[cfg(any(stm32h5, stm32h7))]
2023-10-14 19:51:45 +02:00
pub csi: Option<Hertz>,
2023-10-14 06:06:32 +02:00
2023-10-15 06:33:57 +02:00
#[cfg(any(stm32h5, stm32h7))]
2023-10-14 19:51:45 +02:00
pub lse: Option<Hertz>,
2023-10-15 06:33:57 +02:00
#[cfg(any(stm32h5, stm32h7))]
2023-10-14 19:51:45 +02:00
pub hse: Option<Hertz>,
2023-10-12 03:59:47 +02:00
#[cfg(stm32h5)]
2023-10-14 19:51:45 +02:00
pub audioclk: Option<Hertz>,
2023-10-15 06:33:57 +02:00
#[cfg(any(stm32h5, stm32h7))]
2023-10-14 19:51:45 +02:00
pub per: Option<Hertz>,
2023-10-15 06:33:57 +02:00
#[cfg(stm32h7)]
pub rcc_pclk_d3: Option<Hertz>,
2021-06-14 10:48:14 +02:00
}
2021-05-27 09:50:11 +02:00
2023-08-24 03:18:34 +02:00
#[cfg(feature = "low-power")]
static CLOCK_REFCOUNT: AtomicU32 = AtomicU32::new(0);
#[cfg(feature = "low-power")]
pub fn low_power_ready() -> bool {
2023-10-03 01:11:03 +02:00
// trace!("clock refcount: {}", CLOCK_REFCOUNT.load(Ordering::SeqCst));
2023-08-24 03:18:34 +02:00
CLOCK_REFCOUNT.load(Ordering::SeqCst) == 0
}
#[cfg(feature = "low-power")]
2023-10-12 01:16:42 +02:00
pub(crate) fn clock_refcount_add(_cs: critical_section::CriticalSection) {
2023-08-24 03:18:34 +02:00
// We don't check for overflow because constructing more than u32 peripherals is unlikely
2023-10-12 01:16:42 +02:00
let n = CLOCK_REFCOUNT.load(Ordering::Relaxed);
CLOCK_REFCOUNT.store(n + 1, Ordering::Relaxed);
2023-08-24 03:18:34 +02:00
}
#[cfg(feature = "low-power")]
2023-10-12 01:16:42 +02:00
pub(crate) fn clock_refcount_sub(_cs: critical_section::CriticalSection) {
let n = CLOCK_REFCOUNT.load(Ordering::Relaxed);
assert!(n != 0);
CLOCK_REFCOUNT.store(n - 1, Ordering::Relaxed);
2023-08-24 03:18:34 +02:00
}
2021-05-27 09:50:11 +02:00
/// Frozen clock frequencies
///
/// The existence of this value indicates that the clock configuration can no longer be changed
static mut CLOCK_FREQS: MaybeUninit<Clocks> = MaybeUninit::uninit();
/// Sets the clock frequencies
///
/// Safety: Sets a mutable global.
pub(crate) unsafe fn set_freqs(freqs: Clocks) {
2023-01-20 16:31:04 +01:00
debug!("rcc: {:?}", freqs);
2023-07-04 23:29:46 +02:00
CLOCK_FREQS = MaybeUninit::new(freqs);
2021-05-27 09:50:11 +02:00
}
/// Safety: Reads a mutable global.
pub(crate) unsafe fn get_freqs() -> &'static Clocks {
2023-07-04 23:29:46 +02:00
CLOCK_FREQS.assume_init_ref()
2021-05-27 09:50:11 +02:00
}
#[cfg(feature = "unstable-pac")]
pub mod low_level {
pub use super::sealed::*;
}
pub(crate) mod sealed {
use critical_section::CriticalSection;
pub trait RccPeripheral {
fn frequency() -> crate::time::Hertz;
fn enable_and_reset_with_cs(cs: CriticalSection);
fn disable_with_cs(cs: CriticalSection);
fn enable_and_reset() {
critical_section::with(|cs| Self::enable_and_reset_with_cs(cs))
}
fn disable() {
critical_section::with(|cs| Self::disable_with_cs(cs))
}
}
}
pub trait RccPeripheral: sealed::RccPeripheral + 'static {}