Add empty test binary for riscv

This commit is contained in:
Roy Buitenhuis
2023-04-11 16:53:04 +02:00
parent 813bba200f
commit 00258bca43
5 changed files with 87 additions and 0 deletions

14
tests/riscv32/memory.x Normal file
View File

@ -0,0 +1,14 @@
MEMORY
{
ROM : ORIGIN = 0x80000000, LENGTH = 0x00020000
RAM : ORIGIN = 0x84000000, LENGTH = 0x00008000
}
REGION_ALIAS("REGION_TEXT", ROM);
REGION_ALIAS("REGION_RODATA", ROM);
REGION_ALIAS("REGION_DATA", RAM);
REGION_ALIAS("REGION_BSS", RAM);
REGION_ALIAS("REGION_HEAP", RAM);
REGION_ALIAS("REGION_STACK", RAM);
_stack_start = ORIGIN(RAM) + LENGTH(RAM) - 4;