max/embassy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial work porting eth to f107

Browse Source
This commit is contained in:
David Lenfesty 2022-04-24 20:46:11 -06:00 committed by Dario Nieuwenhuis
parent f30e5d2d3f
commit 0d2ef1099b
1 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
embassy-stm32/src/eth/v1a/mod.rs
View File

@ -12,7 +12,7 @@ use embassy_net::{Device, DeviceCapabilities, LinkState, PacketBuf, MTU};
use crate::gpio::sealed::Pin as __GpioPin; use crate::gpio::sealed::Pin as __GpioPin;
use crate::gpio::{sealed::AFType, AnyPin, Speed}; use crate::gpio::{sealed::AFType, AnyPin, Speed};
use crate::pac::{ETH, RCC, SYSCFG}; use crate::pac::{AFIO, ETH, RCC};
mod descriptors; mod descriptors;
mod rx_desc; mod rx_desc;
@ -47,8 +47,9 @@ macro_rules! config_pins {
// NOTE(unsafe) Exclusive access to the registers // NOTE(unsafe) Exclusive access to the registers
critical_section::with(|_| { critical_section::with(|_| {
$( $(
// TODO double check to ensure speed set *isn't required. This call *seems* to set
// GPIO to max speed.
$pin.set_as_af($pin.af_num(), AFType::OutputPushPull); $pin.set_as_af($pin.af_num(), AFType::OutputPushPull);
$pin.set_speed(Speed::VeryHigh);
)* )*
}) })
}; };
@ -78,15 +79,17 @@ impl<'d, T: Instance, P: PHY, const TX: usize, const RX: usize> Ethernet<'d, T,
// Enable the necessary Clocks // Enable the necessary Clocks
// NOTE(unsafe) We have exclusive access to the registers // NOTE(unsafe) We have exclusive access to the registers
critical_section::with(|_| { critical_section::with(|_| {
RCC.apb2enr().modify(|w| w.set_syscfgen(true)); RCC.apb2enr().modify(|w| w.set_afioen(true));
RCC.ahb1enr().modify(|w| { RCC.ahbenr().modify(|w| {
w.set_ethen(true); w.set_ethmacen(true);
w.set_ethtxen(true); w.set_ethmactxen(true);
w.set_ethrxen(true); w.set_ethmacrxen(true);
}); });
// RMII (Reduced Media Independent Interface) // Select RMII (Reduced Media Independent Interface)
SYSCFG.pmc().modify(|w| w.set_mii_rmii_sel(true)); AFIO.mapr().modify(|w| w.set_mii_rmii_sel(true));
// TODO set MCO to eth clk
}); });
config_pins!(ref_clk, mdio, mdc, crs, rx_d0, rx_d1, tx_d0, tx_d1, tx_en); config_pins!(ref_clk, mdio, mdc, crs, rx_d0, rx_d1, tx_d0, tx_d1, tx_en);