max/embassy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

stm32/rcc: Set flash prefetch buffer and half cycle access according to AHB clock prescaler

Browse Source
This commit is contained in:
Ralf 2022-05-11 20:54:09 +02:00
parent f4677469f9
commit 1a216958ac
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
embassy-stm32/src/rcc/f3.rs
View File

@ -93,7 +93,10 @@ pub(crate) unsafe fn init(config: Config) {
assert!(pclk2 <= 72_000_000); assert!(pclk2 <= 72_000_000);
// Set latency based on HCLK frquency // Set latency based on HCLK frquency
FLASH.acr().write(|w| { // RM0316: "The prefetch buffer must be kept on when using a prescaler
// different from 1 on the AHB clock.", "Half-cycle access cannot be
// used when there is a prescaler different from 1 on the AHB clock"
FLASH.acr().modify(|w| {
w.set_latency(if hclk <= 24_000_000 { w.set_latency(if hclk <= 24_000_000 {
Latency::WS0 Latency::WS0
} else if hclk <= 48_000_000 { } else if hclk <= 48_000_000 {
@ -101,6 +104,10 @@ pub(crate) unsafe fn init(config: Config) {
} else { } else {
Latency::WS2 Latency::WS2
}); });
if hpre_div != 1 {
w.set_hlfcya(false);
w.set_prftbe(true);
}
}); });
// Enable HSE // Enable HSE