max/embassy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mdio: reenable and async the tests

Browse Source
This commit is contained in:
René van Dorst 2023-09-07 21:08:49 +02:00
parent d6a1118406
commit 336ae54a56
1 changed files with 74 additions and 73 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

147
embassy-net-adin1110/src/mdio.rs
View File

@ -32,6 +32,7 @@ enum Reg13Op {
PostReadIncAddr = 0b10 << 14, PostReadIncAddr = 0b10 << 14,
Read = 0b11 << 14, Read = 0b11 << 14,
} }
/// `MdioBus` trait /// `MdioBus` trait
/// Driver needs to implement the Clause 22 /// Driver needs to implement the Clause 22
/// Optional Clause 45 is the device supports this. /// Optional Clause 45 is the device supports this.
@ -87,89 +88,89 @@ pub trait MdioBus {
} }
} }
// #[cfg(test)] #[cfg(test)]
// mod tests { mod tests {
// use core::convert::Infallible; use core::convert::Infallible;
// use super::{MdioBus, PhyAddr, RegC22, RegVal}; use super::{MdioBus, PhyAddr, RegC22, RegVal};
// #[derive(Debug, PartialEq, Eq)] #[derive(Debug, PartialEq, Eq)]
// enum A { enum A {
// Read(PhyAddr, RegC22), Read(PhyAddr, RegC22),
// Write(PhyAddr, RegC22, RegVal), Write(PhyAddr, RegC22, RegVal),
// } }
// struct MockMdioBus(Vec<A>); struct MockMdioBus(Vec<A>);
// impl MockMdioBus { impl MockMdioBus {
// pub fn clear(&mut self) { pub fn clear(&mut self) {
// self.0.clear(); self.0.clear();
// } }
// } }
// impl MdioBus for MockMdioBus { impl MdioBus for MockMdioBus {
// type Error = Infallible; type Error = Infallible;
// fn write_cl22( async fn write_cl22(
// &mut self, &mut self,
// phy_id: super::PhyAddr, phy_id: super::PhyAddr,
// reg: super::RegC22, reg: super::RegC22,
// reg_val: super::RegVal, reg_val: super::RegVal,
// ) -> Result<(), Self::Error> { ) -> Result<(), Self::Error> {
// self.0.push(A::Write(phy_id, reg, reg_val)); self.0.push(A::Write(phy_id, reg, reg_val));
// Ok(()) Ok(())
// } }
// fn read_cl22( async fn read_cl22(
// &mut self, &mut self,
// phy_id: super::PhyAddr, phy_id: super::PhyAddr,
// reg: super::RegC22, reg: super::RegC22,
// ) -> Result<super::RegVal, Self::Error> { ) -> Result<super::RegVal, Self::Error> {
// self.0.push(A::Read(phy_id, reg)); self.0.push(A::Read(phy_id, reg));
// Ok(0) Ok(0)
// } }
// } }
// #[test] #[futures_test::test]
// fn read_test() { async fn read_test() {
// let mut mdiobus = MockMdioBus(Vec::with_capacity(20)); let mut mdiobus = MockMdioBus(Vec::with_capacity(20));
// mdiobus.clear(); mdiobus.clear();
// mdiobus.read_cl22(0x01, 0x00).unwrap(); mdiobus.read_cl22(0x01, 0x00).await.unwrap();
// assert_eq!(mdiobus.0, vec![A::Read(0x01, 0x00)]); assert_eq!(mdiobus.0, vec![A::Read(0x01, 0x00)]);
// mdiobus.clear(); mdiobus.clear();
// mdiobus.read_cl45(0x01, (0xBB, 0x1234)).unwrap(); mdiobus.read_cl45(0x01, (0xBB, 0x1234)).await.unwrap();
// assert_eq!( assert_eq!(
// mdiobus.0, mdiobus.0,
// vec![ vec![
// #[allow(clippy::identity_op)] #[allow(clippy::identity_op)]
// A::Write(0x01, 13, (0b00 << 14) | 27), A::Write(0x01, 13, (0b00 << 14) | 27),
// A::Write(0x01, 14, 0x1234), A::Write(0x01, 14, 0x1234),
// A::Write(0x01, 13, (0b11 << 14) | 27), A::Write(0x01, 13, (0b11 << 14) | 27),
// A::Read(0x01, 14) A::Read(0x01, 14)
// ] ]
// ); );
// } }
// #[test] #[futures_test::test]
// fn write_test() { async fn write_test() {
// let mut mdiobus = MockMdioBus(Vec::with_capacity(20)); let mut mdiobus = MockMdioBus(Vec::with_capacity(20));
// mdiobus.clear(); mdiobus.clear();
// mdiobus.write_cl22(0x01, 0x00, 0xABCD).unwrap(); mdiobus.write_cl22(0x01, 0x00, 0xABCD).await.unwrap();
// assert_eq!(mdiobus.0, vec![A::Write(0x01, 0x00, 0xABCD)]); assert_eq!(mdiobus.0, vec![A::Write(0x01, 0x00, 0xABCD)]);
// mdiobus.clear(); mdiobus.clear();
// mdiobus.write_cl45(0x01, (0xBB, 0x1234), 0xABCD).unwrap(); mdiobus.write_cl45(0x01, (0xBB, 0x1234), 0xABCD).await.unwrap();
// assert_eq!( assert_eq!(
// mdiobus.0, mdiobus.0,
// vec![ vec![
// A::Write(0x01, 13, 27), A::Write(0x01, 13, 27),
// A::Write(0x01, 14, 0x1234), A::Write(0x01, 14, 0x1234),
// A::Write(0x01, 13, (0b01 << 14) | 27), A::Write(0x01, 13, (0b01 << 14) | 27),
// A::Write(0x01, 14, 0xABCD) A::Write(0x01, 14, 0xABCD)
// ] ]
// ); );
// } }
// } }