max/embassy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

stm32/dma: add traces

Browse Source
This commit is contained in:
xoviat 2023-07-30 19:39:17 -05:00
parent 538cf2bc24
commit c38c85ef1f
1 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
embassy-stm32/src/dma/ringbuffer.rs
View File

@ -229,6 +229,13 @@ impl<'a, W: Word> WritableDmaRingBuffer<'a, W> {
pub fn write(&mut self, mut dma: impl DmaCtrl, buf: &[W]) -> Result<(usize, usize), OverrunError> { pub fn write(&mut self, mut dma: impl DmaCtrl, buf: &[W]) -> Result<(usize, usize), OverrunError> {
let start = self.pos(dma.get_remaining_transfers()); let start = self.pos(dma.get_remaining_transfers());
if start > self.end { if start > self.end {
trace!(
"[1]: start, end, complete_count: {}, {}, {}",
start,
self.end,
dma.get_complete_count()
);
// The occupied portion in the ring buffer DOES wrap // The occupied portion in the ring buffer DOES wrap
let len = self.copy_from(buf, self.end..start); let len = self.copy_from(buf, self.end..start);
@ -244,8 +251,22 @@ impl<'a, W: Word> WritableDmaRingBuffer<'a, W> {
Ok((len, self.cap() - (start - self.end))) Ok((len, self.cap() - (start - self.end)))
} }
} else if start == self.end && dma.get_complete_count() == 0 { } else if start == self.end && dma.get_complete_count() == 0 {
trace!(
"[2]: start, end, complete_count: {}, {}, {}",
start,
self.end,
dma.get_complete_count()
);
Ok((0, 0)) Ok((0, 0))
} else if start <= self.end && self.end + buf.len() < self.cap() { } else if start <= self.end && self.end + buf.len() < self.cap() {
trace!(
"[3]: start, end, complete_count: {}, {}, {}",
start,
self.end,
dma.get_complete_count()
);
// The occupied portion in the ring buffer DOES NOT wrap // The occupied portion in the ring buffer DOES NOT wrap
// and copying elements into the buffer WILL NOT cause it to // and copying elements into the buffer WILL NOT cause it to
@ -264,6 +285,13 @@ impl<'a, W: Word> WritableDmaRingBuffer<'a, W> {
Ok((len, self.cap() - (self.end - start))) Ok((len, self.cap() - (self.end - start)))
} }
} else { } else {
trace!(
"[4]: start, end, complete_count: {}, {}, {}",
start,
self.end,
dma.get_complete_count()
);
// The occupied portion in the ring buffer DOES NOT wrap // The occupied portion in the ring buffer DOES NOT wrap
// and copying elements into the buffer WILL cause it to // and copying elements into the buffer WILL cause it to