139 lines
3.5 KiB
Rust
Raw Normal View History

#![macro_use]
use futures::future::join;
2021-05-12 14:18:42 -04:00
2021-12-06 22:45:40 -06:00
use super::*;
use crate::dma::{slice_ptr_parts, slice_ptr_parts_mut, Transfer};
2021-05-10 15:21:57 -04:00
2021-07-21 16:45:43 -04:00
impl<'d, T: Instance, Tx, Rx> Spi<'d, T, Tx, Rx> {
pub(super) async fn write_dma_u8(&mut self, write: *const [u8]) -> Result<(), Error>
2021-07-21 16:45:43 -04:00
where
Tx: TxDmaChannel<T>,
{
unsafe {
T::regs().cr1().modify(|w| {
w.set_spe(false);
});
}
self.set_word_size(WordSize::EightBit);
let tx_request = self.txdma.request();
let tx_dst = T::regs().tx_ptr();
unsafe { self.txdma.start_write(tx_request, write, tx_dst) }
let tx_f = Transfer::new(&mut self.txdma);
2021-07-21 16:45:43 -04:00
unsafe {
T::regs().cr2().modify(|reg| {
reg.set_txdmaen(true);
});
T::regs().cr1().modify(|w| {
w.set_spe(true);
});
}
tx_f.await;
2021-12-14 16:59:31 -06:00
finish_dma(T::regs());
2021-07-21 16:45:43 -04:00
Ok(())
}
pub(super) async fn read_dma_u8(&mut self, read: *mut [u8]) -> Result<(), Error>
2021-07-21 16:45:43 -04:00
where
Tx: TxDmaChannel<T>,
Rx: RxDmaChannel<T>,
{
unsafe {
T::regs().cr1().modify(|w| {
w.set_spe(false);
});
T::regs().cr2().modify(|reg| {
reg.set_rxdmaen(true);
});
}
self.set_word_size(WordSize::EightBit);
let (_, clock_byte_count) = slice_ptr_parts_mut(read);
2021-07-21 16:45:43 -04:00
let rx_request = self.rxdma.request();
2021-12-06 16:33:06 -06:00
let rx_src = T::regs().rx_ptr();
unsafe { self.rxdma.start_read(rx_request, rx_src, read) };
let rx_f = Transfer::new(&mut self.rxdma);
2021-07-21 16:45:43 -04:00
let tx_request = self.txdma.request();
2021-12-06 16:33:06 -06:00
let tx_dst = T::regs().tx_ptr();
2021-11-19 19:15:55 +01:00
let clock_byte = 0x00u8;
let tx_f = crate::dma::write_repeated(
&mut self.txdma,
tx_request,
clock_byte,
clock_byte_count,
tx_dst,
);
2021-07-21 16:45:43 -04:00
unsafe {
T::regs().cr2().modify(|reg| {
reg.set_txdmaen(true);
});
T::regs().cr1().modify(|w| {
w.set_spe(true);
});
}
join(tx_f, rx_f).await;
2021-12-14 16:59:31 -06:00
finish_dma(T::regs());
2021-07-21 16:45:43 -04:00
Ok(())
}
pub(super) async fn transfer_dma_u8(
2021-12-06 22:06:58 -06:00
&mut self,
read: *mut [u8],
write: *const [u8],
2021-12-06 22:06:58 -06:00
) -> Result<(), Error>
2021-07-21 16:45:43 -04:00
where
Tx: TxDmaChannel<T>,
Rx: RxDmaChannel<T>,
{
let (_, rx_len) = slice_ptr_parts(read);
let (_, tx_len) = slice_ptr_parts(write);
assert_eq!(rx_len, tx_len);
2021-07-21 16:45:43 -04:00
unsafe {
T::regs().cr1().modify(|w| {
w.set_spe(false);
});
T::regs().cr2().modify(|reg| {
reg.set_rxdmaen(true);
});
}
self.set_word_size(WordSize::EightBit);
let rx_request = self.rxdma.request();
2021-12-06 16:33:06 -06:00
let rx_src = T::regs().rx_ptr();
unsafe { self.rxdma.start_read(rx_request, rx_src, read) };
let rx_f = Transfer::new(&mut self.rxdma);
2021-07-21 16:45:43 -04:00
let tx_request = self.txdma.request();
2021-12-06 16:33:06 -06:00
let tx_dst = T::regs().tx_ptr();
unsafe { self.txdma.start_write(tx_request, write, tx_dst) }
let tx_f = Transfer::new(&mut self.txdma);
2021-07-21 16:45:43 -04:00
unsafe {
T::regs().cr2().modify(|reg| {
reg.set_txdmaen(true);
});
T::regs().cr1().modify(|w| {
w.set_spe(true);
});
}
join(tx_f, rx_f).await;
2021-12-14 16:59:31 -06:00
finish_dma(T::regs());
2021-07-21 16:45:43 -04:00
Ok(())
}
}