Scott Mabin
|
3912f5d67b
|
Fix dow range off-by-one error
|
2023-10-30 20:26:08 +00:00 |
|
Ben Gamari
|
aa97fe7cbd
|
stm32: Add some documentation to low_power
This begins to explain the operation of the low-power executor.
|
2023-10-30 14:36:08 -04:00 |
|
Dániel Buga
|
ad07ea0290
|
Re-add impl_trait_projections
|
2023-10-30 19:10:45 +01:00 |
|
JuliDi
|
b1e5b6ffe1
|
Add raw fmc access implementation
|
2023-10-28 13:50:02 +02:00 |
|
xoviat
|
b6fc682117
|
Merge pull request #2117 from xoviat/rtc-3
stm32/rtc: more rtc cleanup
|
2023-10-26 00:55:32 +00:00 |
|
xoviat
|
0beb84768e
|
stm32/rtc: more rtc cleanup
|
2023-10-25 19:50:30 -05:00 |
|
xoviat
|
e8a3cfaed6
|
stm32/low-power: refactor refcount
|
2023-10-25 19:07:31 -05:00 |
|
Dario Nieuwenhuis
|
b3879ec223
|
Merge pull request #2105 from andresv/fix-stm32-uart-set-config
Fix stm32 uart set_config
|
2023-10-24 13:13:42 +00:00 |
|
Andres Vahter
|
bda99e59ec
|
stm32: fix uart parity, add comment why it is so
|
2023-10-24 15:57:03 +03:00 |
|
Andres Vahter
|
25c2a9baaa
|
stm32 uart: remove redundant set_fifoen(true)
|
2023-10-24 10:11:54 +03:00 |
|
Andres Vahter
|
1e362c750b
|
stm32 uart: use ConfigError instead of () as error
|
2023-10-24 09:54:17 +03:00 |
|
Andres Vahter
|
7f72dbdaf2
|
stm32: fix set_config for buffered uart
In reconfigure() cr1 register is initialised with write (not modify) which means rxneie and idleneie are disabled after reconfiguration.
|
2023-10-24 09:09:33 +03:00 |
|
Rasmus Melchior Jacobsen
|
e8c162ac03
|
stm32: Remove unneeded unsafe
|
2023-10-24 07:44:04 +02:00 |
|
xoviat
|
9e230b64a4
|
stm32/build: deterministically generate data
|
2023-10-23 18:19:42 -05:00 |
|
xoviat
|
17b4cf8ce7
|
Merge pull request #2106 from xoviat/fix-stop-2
stm32: fix low-power test
|
2023-10-23 21:29:36 +00:00 |
|
xoviat
|
df4aa0fe25
|
stm32: fix low-power test
|
2023-10-23 16:26:34 -05:00 |
|
Andres Vahter
|
188ee59ba6
|
stm32: fix setting uart databits
|
2023-10-23 22:40:24 +03:00 |
|
Andres Vahter
|
591612db7e
|
stm32 uart: return error if rx and tx not enabled
|
2023-10-23 22:39:24 +03:00 |
|
Dario Nieuwenhuis
|
82593bd404
|
stm32/gpio: make port G work on U5.
|
2023-10-23 18:12:31 +02:00 |
|
Dario Nieuwenhuis
|
a39ae12edc
|
stm32/rcc: misc cleanups.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
0ef1cb29f7
|
stm32/rcc: merge wb into l4/l5.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
b9e13cb5d1
|
stm32/rcc: merge wl into l4/l5.
|
2023-10-23 00:31:36 +02:00 |
|
Dario Nieuwenhuis
|
412bcad2d1
|
stm32: rename HSI16 -> HSI
|
2023-10-22 22:39:55 +02:00 |
|
xoviat
|
7c5f963d1f
|
stm32: fix opamp bug in docs build
|
2023-10-21 07:32:04 -05:00 |
|
Dario Nieuwenhuis
|
62e1e1637c
|
Merge pull request #2097 from embassy-rs/rcc-no-spaghetti
stm32/tests: add stm32h753zi, stm32h7a3zi.
|
2023-10-21 02:49:12 +00:00 |
|
Dario Nieuwenhuis
|
3d03c18d4f
|
stm32/tests: add stm32h753zi, stm32h7a3zi.
|
2023-10-21 04:46:45 +02:00 |
|
xoviat
|
0fb677aad7
|
stm32: update metapac
|
2023-10-20 20:21:53 -05:00 |
|
Dion Dokter
|
5b3f75dc72
|
Merge branch 'master' into center-align
|
2023-10-20 14:17:55 +02:00 |
|
Dion Dokter
|
6f2995cd4c
|
Invert assert
|
2023-10-20 10:41:39 +02:00 |
|
eZio Pan
|
241488ef1c
|
bypass ODEN if chip doesn't have it
|
2023-10-18 19:42:31 +08:00 |
|
Dario Nieuwenhuis
|
f20f170b1f
|
stm32/rcc: refactor and unify f4 into f7.
|
2023-10-18 05:11:31 +02:00 |
|
Dario Nieuwenhuis
|
67010d123c
|
stm32/rcc: refactor f7.
|
2023-10-18 05:01:11 +02:00 |
|
Dario Nieuwenhuis
|
361fde35cf
|
stm32/rcc: wait for mux switch.
|
2023-10-18 04:32:18 +02:00 |
|
Dario Nieuwenhuis
|
7ce3b19389
|
stm32/rcc: remove unused enum.
|
2023-10-18 04:32:18 +02:00 |
|
xoviat
|
bbd12c9372
|
stm32: update metapac
|
2023-10-17 20:31:44 -05:00 |
|
xoviat
|
683d5c3066
|
Merge pull request #2077 from xoviat/rcc
stm32: update metapac
|
2023-10-17 01:05:18 +00:00 |
|
xoviat
|
a3574e519a
|
stm32: update metapac
|
2023-10-16 20:04:10 -05:00 |
|
Grant Miller
|
e7aeb9b29f
|
stm32f1: Keep flash prefetch enabled
|
2023-10-16 19:23:01 -05:00 |
|
Dániel Buga
|
40e4ca4751
|
Prepare embassy-net(/-driver,/-driver-channel) 0.2.0
|
2023-10-16 20:59:06 +02:00 |
|
Dario Nieuwenhuis
|
213b4c9dca
|
time: add links key, release v0.1.5.
|
2023-10-16 20:11:35 +02:00 |
|
Dario Nieuwenhuis
|
aff77d2b65
|
stm32/rng: add test.
|
2023-10-16 05:35:29 +02:00 |
|
Dario Nieuwenhuis
|
18e96898ea
|
stm32/rcc: unify L4 and L5.
|
2023-10-16 04:00:51 +02:00 |
|
Dario Nieuwenhuis
|
5c5e681819
|
stm32/rcc: add better support for L4/L4+ differences.
|
2023-10-16 03:23:43 +02:00 |
|
xoviat
|
b24520579a
|
rcc: ahb/apb -> hclk/pclk
|
2023-10-15 19:51:35 -05:00 |
|
xoviat
|
1fc35c753b
|
rcc: update pll clock naming
|
2023-10-15 15:10:42 -05:00 |
|
JuliDi
|
2aaf4bf96b
|
fix typo in build.rs that caused fmc ClkPin to not be implemented
|
2023-10-15 19:14:34 +02:00 |
|
xoviat
|
4a156df7a1
|
stm32: expand rcc mux to g4 and h7
|
2023-10-14 23:33:57 -05:00 |
|
Dario Nieuwenhuis
|
8a10948ce9
|
stm32/rcc: port L4 to the "flattened" API like h5/h7.
|
2023-10-15 03:08:49 +02:00 |
|
Dario Nieuwenhuis
|
3bfbf2697f
|
stm32/rcc: remove unused lse/lsi fields in h7
|
2023-10-15 01:48:27 +02:00 |
|
xoviat
|
824556c9c8
|
rcc: remove mux_prefix from clocks
|
2023-10-14 12:51:45 -05:00 |
|